

### S100 BUS & VARIATIONS

IEEE	8800b	8800	PIN	PIN	8800	8800b	IEEE
*	*	V+8	1	51	V+8	*	*
V+16	V+18	V+16	2	52	V-16	V-18	V-16
*	*	XRDY	3	53	SSWI~	*	GND
VI0~	*	-	4	54	XCLR~	*	*
VI1~	*	-	5	55	-	*	TMA0~
VI2~	*	-	6	56	-	STSTB~	TMA1~
VI3~	*	-	7	57	-	DIG1~	TMA2~
VI4~	*	-	8	58	-	FRDY	sXTRQ~
VI5~	*	-	9	59	-	*	A19
VI6~	*	-	10	60	-	*	SIXTN~
VI7~	*	-	11	61	-	*	A20
*	*	NMI~	12	62	-	*	A21
PWRFAIL~	*	-	13	63	-	*	A22
TMA3~	*	-	14	64	-	*	A23
A18	*	-	15	65	MREQ~	*	ndef
A16	*	-	16	66	REFRESH~	*	ndef
A17	*	-	17	67	PHANTOM~	*	*
*	*	STAT_DIS~	18	68	MWRT	*	*
*	*	CTL_DIS~	19	69	PROTS~	*	rfu
GND	*	UNPROTM	20	70	PROTM	*	GND
ndef	*	SS	21	71	RUN	*	rfu
*	*	ADR_DIS~	22	72	pRDY	*	*
*	*	DO_DIS~	23	73	pINT~	*	*
∅	*	∅2	24	74	pHOLD~	*	*
pSTVAL~	*	∅1	25	75	pRESET~	*	*
*	*	pHLDA	26	76	pSYNC	*	*
rfu	*	pWAIT	27	77	pWR~	*	*
rfu	*	pINTE	28	78	pDBIN	*	*
*	*	A5	29	79	A0	*	*
*	*	A4	30	80	A1	*	*
*	*	A3	31	81	A2	*	*
*	*	A15	32	82	A6	*	*
*	*	A12	33	83	A7	*	*
*	*	A9	34	84	A8	*	*
*	*	DO1	35	85	A13	*	*
*	*	DO0	36	86	A14	*	*
*	*	A10	37	87	A11	*	*
*	*	DO4	38	88	DO2	*	*
*	*	DO5	39	89	DO3	*	*
*	*	DO6	40	90	DO7	*	*
*	*	DI2	41	91	DI4	*	*
*	*	DI3	42	92	DI5	*	*
*	*	DI7	43	93	DI6	*	*
*	*	sM1	44	94	DI1	*	*
*	*	sOUT	45	95	DI0	*	*
*	*	sINP	46	96	sINTA	*	*
*	*	sMEMR	47	97	sWO~	*	*
*	*	sHLTA	48	98	sSTACK	*	ERROR~
*	*	2MHzCLK	49	99	POC~	*	*
*	*	GND	50	100	GND	*	*

Pin 1 is at left of component side

- = not used    ndef = not to be defined

\* = same        rfu = reserved for future use

bh/2023Jan