

Canon 161 Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes & Signal Names	2
Block Diagram	3
Modules - Gates & Display	4
Modules - Flip-Flops	5
Timing	6
Keyboard	7
Control State Machine	8
Flags F-, FS, FX, F+, FO	9
Flags FG, FH, FZ, FCO, FCU	10
FM Flag & Shift Pulse Generators	11
Counter Enable Flags FA, FB, FD, FP	12
A & B Counters (AC & BC)	13
Point Counter (PC)	14
Digit Counter (DC)	15
Arithmetic & ACC Register	16
IR Register	17
ME Register & Zero Gates	18
Power Supply	19
Timing Diagram	20
Connectors Nbb1p & Nbb2p	21
Connectors Nbb3p & Nbb4p	22
Board Layout - 30::33	23
Board Layout - 34::37	24
Board Layout - 38::40	25
Controller/Monitor Unit (CMU)	CMU.1
CMU Operation	CMU.2

Canon 161 Calculator

Section: Title & Contents

Page: 1

Rendition: 2022 Feb 6

This schematic has been derived through the reverse engineering of a Canon 161 calculator. This is not the manufacturer's schematic, nor based on the manufacturer's schematic. Prepared by bhlpt.

Notes

- ◆ Gate symbols and signal names are presented in accordance with:
logic 0 = 0V, GND, E
logic 1 = -10V
- ◆ The symbol  denotes a physical connector pin. *bb*=board, *c*=connector, and *p*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- ◆  Arrows indicate direction of signal or energy flow.
- ◆ The symbol  with no label denotes -10V.
- ◆ The symbol  with no label denotes +10V.
- ◆ Capacitance in microfarads unless otherwise indicated.
- ◆ See the associated Theory of Operation document.
A blue dot ■ in these drawings indicates the associated element is referenced by name in that document.
- ◆ Display lamps are 12V / 70mA (based on measurement).
- ◆ These drawings based on unit with Serial No. 700369.

Revision Log

- ◆ 2000 Dec: Initial drawing / bhlipert.
- ◆ 2019 Jan: Format revisions / bh.
- ◆ 2021 Nov:
 - Corrections re MJ: Timing diagram scale corrected, nK(E+S)-->K(E+S) at B Counter.
 - Monostable diagrams reorganised / bh.
 - Initial version of State Diagram added.
 - Numeral-entry & addition procedure descriptions added.
 - Corrections to F+, FG, FZ flags: JK input sources were swapped.
 - Correction to gate 38A20: F+ corrected to nF+.
- ◆ 2021 Dec:
 - Flags reorganised.
 - Correction to signal direction between 36A34 & 36O20.
 - DP alignment description added.
 - Gate names corrected:
 - 30O1 => 34O9
 - 30B5 => 34B3
 - 31V5 => 34V12
 - 34A45::49 => 37A45::49
 - 34A47 => 36A47
 - A4 => 32A11
 - 36B6 => 35B8
 - 37A14 => 34A30

Signal Names

Signal names are based on the labels on the printed circuit boards.

Section	Signal	Description
Timing	CP	Master clock.
	T-...	Bit timing (4 bits constitutes a digit).
	TD...	Digit timing to count out a number cycle. Clocking of the TD counter is controlled by FM.
	FL	TD16 delayed one clock period.
		Used in part to trigger state transitions at the end of number cycles.
Keyboard	K...	Keyboard signals.
	W1,W2,W4,W8	Signals from the keyboard numeral encoder to the IR register.
Control	CC0::CC7	The states of the state machine.
	F...	Flag (single-bit) registers.
	F-	A subtract operation is pending or active.
	FS	Directs Arithmetic to perform subtract rather than add.
	FX	A multiply operation is pending or active.
	F÷	A divide operation is pending or active.
	FO	Overflow / error flag.
	FG	- In CC4 of multiplication, indicates shift period of final digit to adjust product. - Indicates divide pending while dividend is shifted up. - In division, transfers termination indication in CC4.
	FH	- Used to catch an occurrence of AC=0 during CC1 for DP alignment.
	FZ	- In CC3 of multiplication, indicates to add multiplicand digits of IR to ACC. - In CC4 of multiplication, indicates to shift multiplicand digits of IR. - In division, records termination event from CC3.
	FCO	Sign from last operation-result arithmetic (out of CC3).
	FCU	Sign from last totalising arithmetic (out of CC6).
	FM	Controls clocking of the registers and TD,A,B,D & P Counters.
	FA	Controls clocking of the A Counter.
	FB	Controls clocking of the B Counter.
	FD	Controls clocking of the D Counter.
	FP	Controls clocking of the P Counter.
IR Register	IR...	Indicating Register. The operand being displayed.
	IR	Bit stream output.
	IR15D=0	
	IR16D=0	
ACC Register	ACC...	Accumulator, contains the second operand. Arithmetic is incorporated in this register.
	ACC	Bit stream output.
	ACC15D=0	
	ACC16D=0	
ME Register	ME...	User memory controlled by the A switch and T key.
	ME	Bit stream output.
	ME15D=0	
	ME16D=0	
P Counter	PC...	Point Counter. Holds the position of the displayed decimal point.
	PC=0	
D Counter	DC...	Digit-Mark Counter. Holds the position of the multiply digit marker.
	DC=0	
A Counter	AC...	Counter to calculate the difference in DP positions between IR and ACC.
	AC=0	
B Counter	BC...	Counter to recover the DP position of a recalled operand.
	BC=0	


- ◆ A lowercase "n" in a signal name indicates the logical NOT operation.

Canon 161 Calculator

Section: Notes


Page: 2

Rendition: 2022 Feb 6




Canon 161 Calculator

AND Gates




t	R
0	3.9K
1	4.7K
2	5.6K

OR Gates




t	R
0	4.7K
1	5.6K
2	8.2K
4	33K
6	300K
7	330K


Distributed OR gate.




AND gate with controlled pull-up.
Used in marker decoders.



OR gate with controlled pull-down.
Used in marker decoders.



Inverters




t	Variations
0	C=none
1	
2	C=none RL=1.8K
3	RL=1.8K
4	C=none RL=820
5	RL=820
6	C=none T=A538
7	C=1 nF T=A538
8	C=none RL=1.8K T=A538
9	C=1 nF RB=68K T=A538


Notes

- Gates are identified with a label of the form: *bbgn-t*
where:
bb = board [30-40]
g = gate type (And,Or,inVerter,Buffer)
n = enumeration
t = type variation (see tables above)
- Logic 0 = 0V, GND, E
Logic 1 = -10V


Buffers





0t	Variations
01	R=1 K



1t	Variations
10	
11	T=A538
12	T=B222
13	R=3K
14	R=3K T=B222
15	R=2K T=B222
16	R=2K B=221
17	R=5.6K to E



Display




Canon 161 Calculator


Section: Modules - Gates & Display

Page: 4 Rendition: 2022 Feb 6

Flip-Flops




Flip-Flop Input Options




Type JK

No change if J=0 and K=0.
Q goes 1 if J=1 and K=0 on 1-to-0 edge of C.
Q goes 0 if J=0 and K=1 on 1-to-0 edge of C.
Toggle Q if J=1 and K=1 on 1-to-0 edge of C.




Types S and R

Q goes 1 if S=1 on 1-to-0 edge of SC.
Q goes 0 if R=1 on 1-to-0 edge of RC.




Types nS and nR

Q goes 1 if nS=0 on 1-to-0 edge of SC.
Q goes 0 if nR=0 on 1-to-0 edge of RC.




Type D

Q follows D on 1-to-0 edge of C.




Type T

Toggle Q on 1-to-0 edge of T.




Type TETC

Toggle Q if nTE=0 on 1-to-0 edge of TC.



Type MEMC

Monostable,
nQ normally 1,
nQ goes 0 if ME=1 on 1-to-0 edge of MC.
(Used by SP-x shift-pulse generators.)



Type MC

Monostable,
Q normally 0,
Q goes 1 on 0-to-1 edge of MC.
(Used by OS.ST pulse generator.)

Section	Name	Types	Variations	Section	Name	Types	Variations
Timing				Arithmetic			
	FB1	T			CA	D, nR	
	FB2	T		ACC Register			
	FD1	TETC, S	RTE=22K CTC=680pF		S1	D	CD=470pF CFF=1nF RFF=12K RL=3K
	FD2	T, S			S2	D	CD=470pF CFF=1nF RFF=12K RL=3K
	FD4	T, S			S3	D	CD=470pF CFF=1nF RFF=12K RL=3K
	FD8	T, S			S4	JK	CJK=470pF CFF=1nF RFF=12K RL=3K
	FD16	T, S			ACC11-8	D	CD=470pF CFF=1nF RFF=12K RL=3K
	FL	D			ACC5-8	D	CD=470pF CFF=1nF RFF=12K RL=3K
Keyboard				ACC*-*	JK	CJK=470pF CFF=1nF RFF=12K RL=3K	
	OS.ST	MC		IR Register			
	FK	D			IR16-8	D	
	OS	nS, nR			IR16-4	D	
Control					IR16-2	D	
	FA	JK			IR16-1	D	
	F-	JK			IR2-8	D	
	FS	JK			IR1-8	D, S	
	FX	JK	CJK=470pF CFF=1nF T=A538		IR1-4	JK, S	
	F+	JK			IR1-2	JK, S	
	FO	JK			IR1-1	JK, S	
	FM	JK			IR*-*	JK	
	FG	JK		ME Register			
	FH	JK			ME16-8	D	CD=470pF CFF=1nF RFF=12K RL=3K
	FP	JK			ME*-*	JK	CJK=470pF CFF=1nF RFF=12K RL=3K
	FZ	JK		Shift Pulse Generators			
	FC0	JK	CJK=470pF CFF=1nF T=A538		SP-A	MEMC	
	FCU	JK			SP-M	MEMC	
	FC1	JK, TETC	RTE=22K		SP-I	MEMC	
	FC2	JK, TETC	RTE=22K	PC Counter			
FC4	JK, TETC			PC1	JK, R	CJK=820pF	
AC Counter					PC2	T, R	CT=820pF
	AC1	JK, R	CJK=330pF T=A538		PC4	T, R	CT=820pF
	AC2	TETC, R			PC8	T, R	CT=820pF
	AC4	TETC, R		DC Counter			
AC8	TETC, R			FD	JK		
BC Counter				DC1	JK, R	CJK=820pF	
	FB	JK	CJK=470pF CFF=1nF T=A538		DC2	T, R	CT=820pF
	BC1	JK, R	CJK=470pF CR=470pF T=B221		DC4	T, R	CT=820pF
	BC2	TETC, R	CR=470pF T=B221		DC8	T, R	CT=820pF
	BC4	TETC, R	CR=470pF T=B221				
	BC8	TETC, R	CR=470pF T=B221				




Note: Logic 0 = 0V, GND, E
Logic 1 = -10V

Canon 161 Calculator

Section: Modules - Flip-Flops

Page: 5


Rendition: 2022 Feb 6



Canon 161 Calculator

Section: Timing
Page: 6



Rendition: 2022 Feb 6



Canon 161 Calculator

Section: Keyboard
Page: 7




Rendition: 2022 Feb 6



Canon 161 Calculator

Section: Flags F-, FS, FX, F+, FO

Page: 9 Rendition: 2022 Feb 6




Canon 161 Calculator






Section: Flags FG, FH, FZ, FCO, FCU

Page: 10

Rendition: 2022 Feb 6



Rendition: 2022 Feb 6



Canon 161 Calculator


Section: Counter Enable Flags FA, FB, FD, FP

Page: 12

Rendition: 2022 Feb 6

• CC2+5 input to gate 34A6 labeled on board as CC5.

• OR Diode for connection between 36A34 & 36O20 is labeled and installed as AND (DA/red) rather than DO(green).




Canon 161 Calculator

Section: A & B Counters (AC & BC)

Page: 13

Rendition: 2022 Feb 6





Canon 161 Calculator



Section: Point Counter (PC)

Page: 14

Rendition: 2022 Feb 6








Canon 161 Calculator

Section: ME Register & Zero Gates

Page: 18

Rendition: 2022 Feb 6



Notes

- Signals are shown as they would typically appear on an oscilloscope, with more-positive voltage vertically higher on the trace. In contrast, for logic levels logic 1 is the lower level of a trace and logic 0 the higher level.
- One cycle of FM during an operation is shown here. SP-x, TDx, and FL are only active during FM. During some states, these signals may vary from those shown here .
- As measured, CP cycle time is 105 μS (9.6 KHz) with 0 pulse of 17 μS.
- As measured, SP-x 0 pulses are 20 μS.

Canon 161 Calculator

Section: Timing Diagram
Page: 20

Rendition: 2022 Feb 6

NT	N402	N392	N382	N372	N362	N352	N342	N332	N322	N312	N302													
CP-IN	Z	RFC1	Z	nAC=0	Z	FZ	Z	nACC15D=0	Z	K(N+P)	Z	-2V	Z	-2V	Z	-2V	Z	-2V	Z	-2V	Z	-2V	Z	
CP-OUT	Y	EP	Y	AC=0	Y	CC0	Y	IR	Y	KX	Y	PC=0	Y	nK(CI+CM)	Y	CC1	Y	FX	Y	-	Y	IR2-2	Y	
T-8	X	nFG	X	nFS	X	OS	X	G-M	X	K÷	X	nPC=0	X	KCM	X	nKR	X	CC4	X	-	X	IR3-1	X	
OS	W	FZ	W	FS	W	KT	W	nKT	W	KT	W	FK	W	KCI	W	nKX	W	FZ	W	FS	W	CP-OUT	W	
E	V	SFG	V	SFO	V	T-4	V	CC7	V	KP	V	KN	V	G-J	V	-	V	G-Z	V	F÷	V	E	V	
CC7	U	SFZ	U	nFP	U	FL	U	ME	U	FP	U	nIR16D=0	U	K(E+S)	U	-	U	nK(X+T)	U	CC3	U	-	U	
CC6	T	nFZ	T	CC2+5	T	CC7	T	CC1	T	nFM	T	SFO	T	nIR	T	CC5	T	nKX	T	KCI	T	(OST.MC2)	-	T
CC5	S	CC6	S	nFCU	S	KR	S	CC2+5	S	K(E+S)	S	TD16	S	G-I	S	nFP	S	nKT	S	IFC1	S	T-8	S	
CC4	R	n(FX+F÷)	R	CC7	R	CC1	R	FO	R	KR	R	CC5	R	G-II	R	-	R	K(C+B)	R	CC1	R	T-4	R	
CC3	P	DC=1	P	nFM	P	FG	P	KR	P	CC2+5	P	nFM	P	IR	P	CC2	P	KC	P	K(CM+...S)	P	T-1	P	
CC2	N	DC=15	N	CA	N	nK(X+R+CM)	N	nF÷	N	FG	N	AC=0	N	(MSD-1)	-	N	FP	N	KB	N	nK(X+R+CM)	N	CP	N
CC1	M	TD16	M	CC3	M	nFO	M	KA	M	FO	M	KC	M	SP-I	M	nIR15-1	M	nIR11-1	M	nIR7-1	M	OS	M	
-	L	TD15	L	CC4	L	nF÷	L	ACC	L	FH	L	CC1	L	nIR16D=0	L	IR15-1	L	IR11-1	L	IR7-1	L	G-Z	L	
FS	K	CC4	K	nFZ	K	F÷	K	CC6	K	FX	K	K(CM+...S)	K	nMSD=0	K	E	K	E	K	E	K	G-J	K	
FH	J	CC3	J	F÷	J	CC2	J	FX	J	CC7	J	FM	J	T-8	J	-10V	J	-10V	J	-10V	J	FK	J	
FG	H	KA	H	CC2	H	nFM	H	nFX	H	nFO	H	CC0	H	DC=0	H	+10V	H	+10V	H	+10V	H	P-8	H	
FZ	F	nFA	F	nFX	F	AC=0	F	FZ	F	CC5	F	KB	F	CC3	F	SP-I	F	SP-I	F	SP-I	F	K(P+...CI)	F	
BC=0	E	DC=0	E	CC6	E	CC5	E	CC3	E	CC3	E	rD/RDF	E	n(FX+F÷)	E	G-M	E	nME13-1	E	nME9-1	E	CC1	E	
AC=0	D	FX	D	OS+FL	D	CC6	D	TD0	D	CC2	D	SFP	D	nKR	D	-	D	ME13-1	D	ME9-1	D	TD15	D	
FA	C	IR2-2	C	KN	C	CC2+5	C	T-1	C	CC1	C	RFP	C	CC0	C	nME16D=0	C	-	C	nKT	C	FO	C	
FP	B	T-8	B	CC0	B	CC3	B	TD1	B	CC0	B	nFO	B	OS	B	nME1516D=0	B	-	B	nKR	B	KOR	B	
nFM	A	nMSD=0	A	K(P+...CI)	A	FX	A	T-8	A	F÷	A	FO	A	KR	A	-	A	-	A	KCI	A	K(N+P)	A	
N401	N391	N381	N371	N361	N351	N341	N331	N321	N311	N301														
nFS	Z	OS	Z	n(FX+F÷)	Z	CC4	Z	nF÷	Z	OS	Z	CC1	Z	SP-A	Z	CC5	Z	nKX	Z	KN	Z			
F÷	Y	K(X+...C)	Y	CC4	Y	F÷	Y	OS+FL	Y	CC4	Y	nK(X+T)	Y	CP	Y	nFP	Y	KOR	Y	KP	Y			
nME1516D=0	X	KS	X	nFG	X	FG	X	nAC=0	X	FX	X	nFP	X	FM	X	CC2	X	K(X+...C)	X	Key 9	X			
nFM	W	KC	W	T-8	W	CC0	W	PC=0	W	CP	W	CC2+5	W	CC4	W	F÷	W	K(P+...CI)	W	Key 8	W			
CC0	V	SFM	V	TD16	V	K(N+P)	V	nPC=0	V	rP	V	BC=0	V	FX	V	nFZ	V	K(E+S)	V	Key 7	V			
nFX	U	FCU	U	DC=0	U	KCI	U	AC=0	U	P-8	U	nBC=0	U	nFG	U	CC4	U	KE	U	Key 6	U			
KR	T	-	T	FO	T	nK(CI+CM)	T	T-4	T	DC=15	T	P-8	T	OS+FL	T	FA	T	KS	T	Key 5	T			
BC=0	S	-	S	KB	S	FM	S	nDC=0	S	DC=1	S	FM	S	OS	S	CC2+5	S	KX	S	Key 4	S			
OS	R	RFA	R	TD15	R	G-I	R	nBC=0	R	DC=0	R	RFB	R	FL	R	FP	R	K÷	R	Key 3	R			
nIR15D=0	P	SFA	P	TD1	P	G-II	P	OS	P	nDC=0	P	SFB	P	CC0	P	nK(CI+CM)	P	KR	P	Key 2	P			
CC1	N	nFA	N	RFC1	N	K(C+B+CM)	N	nFH	N	SFD	N	FX	N	K÷	N	nFO	N	KT	N	Key 1	N			
FG	M	FA	M	IFC1	M	9ACC	M	TD0	M	RFD	M	nFX	M	F÷	M	CC1	M	KB	M	Key 0	M			
nF÷	L	FM	L	SFM	L	FS	L	FM	L	nFH	L	KX	L	KT	L	FM	L	KCM	L	SP-I	L			
OS+FL	K	P-8	K	KC	K	nFS	K	BC=0	K	FH	K	rB	K	EP	K	CP	K	KC	K	SP-M	K			
E	J	E	J	E	J	E	J	E	J	E	J	E	J	E	J	E	J	E	J	E	J	E	J	
-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	-10V	H	
+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	+10V	F	
K(E+S)	E	SP-A	E	-	E	CP	E	nIR16D=0	E	RFH	E	CP	E	SP-M	E	SP-M	E	SP-M	E	SP-M	E	ME5-1	E	
SP-A	D	EP	D	FM	D	CA	D	nAM16D=0	D	SFH	D	BRN	D	ME13-1	D	ME9-1	D	ME5-1	D	ME5-1	D	nME5-1	D	
CP	C	CP	C	TD0	C	SP-A	C	nME1516D=0	C	AC=0	C	nFP	B	nIR15D=0	C	nME13-1	C	nME9-1	C	nME5-1	C	ME	C	
ACC6-1	B	ACC12-1	B	CP	B	nACC16D=0	B	nACC15D=0	B	nFP	B	nIR15-1	B	nIR15-1	B	nIR11-1	B	nIR7-1	B	-	B	nIR	B	
ACC	A	ACC6-1	A	P-8	A	ACC12-1	A	-	A	FP	A	IR15-1	A	IR11-1	A	IR7-1	A	IR3-1	A	IR	A			

Canon 161 Calculator

Section: Connectors Nbb1p & Nbb2p

Page: 21

Rendition: 2022 Feb 6

• Bold-faced expressions are signal sources.

N364	N354	N344	N334	N324	N314	N304
SFZ	DC0	IND15-0	IND11-0	IND7-0	IND3-0	IND1-0
FZ	DC1	IND15-1	IND11-1	IND7-1	IND3-1	IND1-1
T-8	DC2	IND15-2	IND11-2	IND7-2	IND3-2	IND1-2
-	DC3	IND15-3	IND11-3	IND7-3	IND3-3	IND1-3
EP	DC4	IND15-4	IND11-4	IND7-4	IND3-4	IND1-4
SFO	DC5	IND15-5	IND11-5	IND7-5	IND3-5	IND1-5
SFP	DC6	IND15-6	IND11-6	IND7-6	IND3-6	IND1-6
rP	DC7	IND15-7	IND11-7	IND7-7	IND3-7	IND1-7
RFP	DC8	IND15-8	IND11-8	IND7-8	IND3-8	IND1-8
rD/RDF	DC9	IND15-9	IND11-9	IND7-9	IND3-9	IND1-9
SFA	DC10	-	-	-	-	-
SFG	-	-	-	-	-	-
SFB	-	IND16-0	IND12-0	IND8-0	IND4-0	IND2-0
RFD	-	IND16-1	IND12-1	IND8-1	IND4-1	IND2-1
RFH	-	IND16-2	IND12-2	IND8-2	IND4-2	IND2-2
BRN	DC11	IND16-3	IND12-3	IND8-3	IND4-3	IND2-3
rB	DC12	IND16-4	IND12-4	IND8-4	IND4-4	IND2-4
SFD	DC13	IND16-5	IND12-5	IND8-5	IND4-5	IND2-5
RFA	DC14	IND16-6	IND12-6	IND8-6	IND4-6	IND2-6
-	DC15	IND16-7	IND12-7	IND8-7	IND4-7	IND2-7
SFH	-	IND16-8	IND12-8	IND8-8	IND4-8	IND2-8
RFB	-	IND16-9	IND12-9	IND8-9	IND4-9	IND2-9

N353	N343	N333	N323	N313
PC0	CP	IND13-0	IND9-0	IND5-0
PC1	CC4	IND13-1	IND9-1	IND5-1
PC2	nFM	IND13-2	IND9-2	IND5-2
PC3	CA	IND13-3	IND9-3	IND5-3
PC4	nFS	IND13-4	IND9-4	IND5-4
PC5	FS	IND13-5	IND9-5	IND5-5
PC6	K÷	IND13-6	IND9-6	IND5-6
PC7	KX	IND13-7	IND9-7	IND5-7
PC8	KC	IND13-8	IND9-8	IND5-8
PC9	nACC16D=0	IND13-9	IND9-9	IND5-9
PC10	nFCU	-	-	-
PC11	nME16D=0	-	-	-
PC12	nAM16D=0	IND14-0	IND10-0	IND6-0
PC13	9ACC	IND14-1	IND10-1	IND6-1
PC14	G-M	IND14-2	IND10-2	IND6-2
PC15	FCU	IND14-3	IND10-3	IND6-3
-	nFP	IND14-4	IND10-4	IND6-4
-	CC2+5	IND14-5	IND10-5	IND6-5
-	nFH	IND14-6	IND10-6	IND6-6
-	T-1	IND14-7	IND10-7	IND6-7
-	K(C+B)	IND14-8	IND10-8	IND6-8
OVERFLOW	K(C+B+CM)	IND14-9	IND10-9	IND6-9



Canon 161 Calculator

Section: Connectors Nbb3p & Nbb4p





Page: 22

Rendition: 2022 Feb 6

• Bold-faced expressions are signal sources.



- In these diagrams, flip-flop names are closest to the Q transistor.






Canon 161 Calculator

Section: Board Layout - 34::37

Page: 24

Rendition: 2022 Feb 6





Canon 161 Calculator

Section: Board Layout - 38::40

Page: 25

Rendition: 2022 Feb 6



Notes

- This CMU diagram is drawn in terms of normal CMOS positive logic levels, in contrast to the negative levels of the 161. As such, there is an implicit logical inversion in the connection between the calculator and the CMU.

CalcSig => nCmuSig

- Connector point NTL is unused on the calculator. It may be connected to -10V to supply the CMU, alternatively a clip-lead from the CMU may be used to connect to -10V.
- LED limiting resistors should be chosen appropriately for LEDs used.
- Alternatives to stop clock after keypress is registered:.
 - CP => U4.10, U4.14 => U4.7. Stop after 8 clock cycles.
 - OS => U4.10, U4.11 => U4.7. Stop on assertion of OS.
- Improvement: Add a Clock-Enabled LED driven by U6b.6.
- Bug: T-8 is derived from a ripple counter, glitches may stop the clock in the middle of the digit, requiring two presses per digit.

Other Servicing Notes

- A & B Counters may be monitored with LEDs with 2K resistors connected between the collector of the nQ transistors and -10V.
- The D Counter may be monitored by connecting 35B4 output (at 4.7K R near edge of board 35) to -10V.

Revision Log

- 2001 Jan: Version 1, original design and construction / bh.
- 2010 Nov: Version 2, Digit and Interval controls added / bh.
- 2021 Dec: Version 3, allow control over clocking when nFM / bh.

The Controller/Monitor Unit (CMU)

The 161 has an internal test connector which provides access to the master clock and most of the flag registers. Presumably there was originally a service unit to plug into this connector. The CMU is a newly-designed unit utilizing CMOS ICs. It provides monitors for the available flags along with manual control of the master clock.

The 161 uses a direct-drive display (not multiplexed) and static memory technology, consequently the clock can be slowed down or stopped without disrupting the display or state of the machine. The control aspect of the CMU functions by inhibiting the normal delivery of clock pulses in the 161. Installing the CMU and flipping the test-mode switch to the up position inserts a pulse transfer gate between the master clock of the 161 and the rest of the calculator. The functioning of this gate is controlled by the keys of the CMU and the keys of the calculator:

Calculator Keys:	The pressing of a calculator key enables clock pulses. This enables FK to clock and pick up the keypress from OS.ST. Clocking is disabled when OS is asserted.
Normal Calculator Mode (C):	Enables normal delivery of clock pulses.
Repeat Mode (R):	Repeatedly allows one clock pulse through the gate at a rate determined by the "Repeat Rate" control.
Stop / Clock Step (S):	Takes the CMU out of normal or repeat mode (stops continuous delivery of clock pulses) and allows one clock pulse through the gate per press.
Digit Step (D):	Enables clock pulse delivery till the end of the next digit cycle. Typically this will be 4 clock pulses, and will step the calculator thru one digit cycle.
Number Step (N):	Enables clock pulse delivery till the next end of a number cycle.

The pulse transfer gate is fully synchronised to the pulses from the master clock, permitting the mode to be changed at any time, between or during, execution of operations.

Using the CMU

1. Begin with the 161 turned off.
2. Plug the CMU edge connector into the test connector of the 161.
3. If NTL has not been connected to -10V, connect the CMU power lead to the blue (-10V) power supply connector.
4. Connect the KOR lead to N302B.
5. Flip the test-mode toggle switch of the 161 to the up position.
6. Turn the 161 on.
7. Press the "N" key of the CMU. The 161 should function normally.

When operating in other than normal mode, a key pressed on the 161 may need to be held down until the operation is complete. This is necessary for some operations because the calculator logic utilises the state of the keyboard during execution. The keyboard state is not fully latched at the beginning of an operation. Once the state machine makes it to CC2 and beyond, the key may be released, an exception being the Total key must be held down through CC7.

The Probe leads can be used to monitor other signals in the 161. The probes may not be valid for (and probably should not be connected to) the output of OR gates due to the +10 bias on such outputs, as this may pull a CMOS input below Vss of the IC.

Canon 161 Calculator