

Canon 163 Calculator

Schematic

Contents	
Section	Page
Title & Contents (this page)	1
Notes & Signals	2
Block Diagram	3
Timing – Bit & State Cycle	4
Timing – Digit	5
Keyboard	6
Control – Function Flags	7
Control – State Machine	8
Control – Misc. Flags	9
Point Counter Input Selectors & Flags	10
PA Register & Comparator	11
PB Register & Decoding	12
Sign Flags	13
Arithmetic Input Selectors	14
Memory Input Selectors	15
Arithmetic	16
Memory	17
Display	18
Power Supply	19
IC Pinouts & Board Orientation	20
IC Types & Tallies	21
Connectors	22

Appendix	
Section	Page
Flip-Flops & Discrete Gate Construction	A1
Timing Diagram	A2
Memory Organisation	A3
Memory Timing	A4
State Sequence – Short Procedures	A5
State Sequence – Add/Subtract & Multiply	A6
State Sequence – Divide & Square Root	A7
Procedure Execution Timing	A8
Square Root Procedure Sample	A9

Canon 163 Calculator

Section: Title & Contents

Page: 1 Rendition: Feb 5, 2024

This schematic has been derived through reverse engineering.
This is not the manufacturer's schematic, nor based on the manufacturer's schematic.

Notes

- ◆ Gate symbols and signal names are presented in accordance with:
logic 0 = 0V, GND
logic 1 = +5V
- ◆ The symbol  denotes a physical connector pin where *b*=board (K,1-8), *s*=section (A,B,C,D), and *pp*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- ◆  connection between different sections.
 connection limited to same section.
Arrows indicate direction of signal or energy flow.
- ◆ The symbol  denotes V+5. The symbol  denotes V-5.
- ◆ These drawings based on unit with serial number 122900. These drawings should also apply to the Monroe 990.

Log

- ◆ 2005 Jan Initial drawing / bhlpt.
- ◆ 2014 Format updates, basic state sequence timing diagram/ bh.
- ◆ 2021 Mar Logic presentation improvements ~ negative logic gates, organisation refinement /bh.
- ◆ 2024 Jan Extensive improvements , appendix and Theory of Op documents.
To do: convert to ~ NOT notation, complete expander-diode inclusion in gate symbols.

Gate Identification

Gates are identified by symbols taking the following form:

bree
where
b = Board 1 to 8
r = Row 1 to 3
ee = Enumeration 1 to n

Signal Names

Many signal names were obtained from labels on the printed circuit boards. Not all signals have such labels however, so the following names have been created for this schematic:

CPR	K (M+D)	FST	LDNML	PASUM
CPW	KRM (1+2)	F (MQ+DQ)	nSUM<0	PA
TDBx	K (C+Cl+CM)	F (M+D)	M	PB1
SCT01		F (M+D+R)	RSUM	PB2
SCT12		F (D+R)	CA	PB=TD
SCT34		n (KOP•FU)		
nTD0+TB3		nENDSP		
		nENDLP <== nEND		
		nENDP <== nEND2		
		en...		
		@...		

Sections and Signal Descriptions


A lowercase “n” at the beginning of a signal name indicates the logical NOT operation.

Section	Signal	Description
Timing	CPR	Read clock, rate at which bits are retrieved from the acoustic delay line (500KHz).
	CPA	The bit clock, rate at which bits are processed (250KHz).
	CPW	Write clock, a narrow pulse to form the bit pulses written to the acoustic delay line.
	CPC	Clock for Point Counters.
	TB0	Clock pulse to define bit 0 of digits.
	TB3	Clock pulse to define bit 3 (W) of digits.
	TD0	Clock pulse to define digit 0 (LSD) of numbers. There are 17 digit periods. Bits of the displayed digits are contained in periods 0 to 15 and displayed during periods 1 to 16.
	TD16	Digit 16 (MSD) clock period.
	SCT0-4	State Cycle phases. There are 5 phases to a state cycle, each being a number cycle of 17 digits.
	TP0	The first bit in a number cycle.
Keyboard	TP67	The last bit in a number cycle (17•4-1).
	K...	The keyboard and numeral encoder.
Control	CC00::CC17	The states of the procedure execution state machine.
	FST	Procedure start.
	FU	Procedure initiation pulse.
	FMLT	Multiply operation.
	FDIV	Divide operation.
	FRT	Square Root operation.
	FME	M2 Add/Subtract or M2-Sum operation.
	FN	New number in display.
	FG	For constant mode, indicates a constant operand is in RA.
	FJ1	- DP has been pressed during number entry. - Number went negative during subtract, held till EOS.
	FJ2	- Delayed action indicator for DP alignment. - 2-iteration loop counter for complementing negative results. - During SQRT, loop counter for double subtractions.
	FC0	Temporary used during DP alignment.
	FRS	Direction of shift during DP alignment. 1 is Right-Shift (down).
	FOVF	Overflow flag.
	FM1,FM2	Flags to control the Memory 1 & 2 lamps
	FV	Flag to control the thousands-separator lamps.
	@...	Assorted control signals, otherwise unnamed, name derived from IC output pin.
Signs	SA	Sign of A register.
	SB	Sign of B register.
	SK	Sign flag that is actually used to determine add or subtract .
	SM1	Sign of Memory 1 register.
	SM2	Sign of Memory 2 register.
Memory	WA	Bit stream of A,C,D,M1,M2 registers to be injected into the acoustic delay line.
	WB	Bit stream of B register to be injected into the delay line.
	BD0	Bit stream of B register from the delay line.
	AD0	Bit stream of A,C,D,M1,M2 registers from the delay line.
	BD	A 4-bit register, part of the B register bit stream.
	SD	A 4-bit register used for keyboard input, display output and shifting.
Arithmetic	RSUM	Raw (uncorrected) binary sum from the adder.
	AD	A 4-bit register in which 1242 decimal sum correction is performed, and part of the A,C,D,M1,M2 bit stream.
	ACA	Carry output from the adder.
	CA...	Signals associated with the arithmetic carry flag.
PA Register	PA	Bit stream output from the PA register.
	DL=PA	
	DL<PA	Relationships between the PA register and the selected number of decimal
points.		
PB Register	PB...	Bit stream outputs from the PB register.
	PB=0	
	PB=TD	1 when the digit counter hits the decimal point digit.
	LP	A latched version of PB=TD to turn on the decimal point for the appropriate digit.

Canon 163 Calculator

Section: Notes and Signals

Page: 2 Rendition: Feb 5, 2024





Canon 163 Calculator

Section: Block Diagram
Page: 3

Rendition: Feb 5, 2024

Rendition: Feb 5, 2024









Canon 163 Calculator

Section: Control - Function Flags

Page: 7 Rendition: Feb 5, 2024




Canon 163 Calculator

Section: Control - Misc. Flags

Page: 9

Rendition: Feb 5, 2024





Canon 163 Calculator






Section: PB Register & Decoding

Page: 12



Rendition: Feb 5, 2024







Canon 163 Calculator




Canon 163 Calculator

Section: Arithmetic
Page: 16





Rendition: Feb 5, 2024

Rendition: Feb 5, 2024





Rendition: Feb 5, 2024

SN3900 / 4500 Series DTL IC Pinouts



SN3900 / 4500 Series DTL Gate Construction



800/900-Series DTL Equivalents

SN3920	930	Fair69.3-116
SN3925	946	Fair69.3-116
SN3931	962	Fair69.3-116
SN4552		
SN4553	932	Fair69.3-118
SN4554	946	Fair69.3-116
SN4555		*see comment
SN4556		

The pinout for SN4555 has been inferred through reverse engineering and by matching the pins utilised in the 163 to the pinout of the following ICs: 831/931, 845/945 & 848/948 DTL clocked flip-flop.

The pins marked with "*" are those utilised in the 163.

Refs:

- Motorola Semiconductor Data Book, 4th Edition, 1969, pg. IC-49
- Fairchild 1969, pg 3-5, 3-116:119).

Board Contents


Board Contents

- display & drivers
• numeral decoder
- TB & TD counters
• display latch
• SD register
• PA register & comparator
- FST, FN, FU, FG, FMLT, FDIV, FRT, FME function flags
• FOVF flag & overflow detection
• portion of PB register & PB decoding
- FC0 & FRS flags
• PA & PB input gates
• portion of PB register
• portion of arithmetic input gating
- FF flag & CPC gating
• SA, SB, SK, SM1, SM2 sign flags
• FJ1, FJ2, FV, FM1, FM2 flags
• SD input gate
• PA adder & PCA flag
- SCT counter
• CC state machine (latches, decoding & sequencing)
- input gates for arithmetic, memory & BD
- clock
• memory interface
• adder with CA flag & AD sum correction
• BD register

Odd/Incorrect Labels

pin	label	actually
5B1	FD16	FMLT
5C20	01	CC10-17
5B18	12	
5A17	SCT2	CC12
7C22	SK	CC12-SCT0
7D17	OC13	
4110-6	nPC1	PM16

Board Orientation



Canon 163 Calculator

Section: IC Pinouts & Board Orientation
Page: 20

Rendition: Feb 5, 2024

IC 3920 3925 3931 4552 4553 4554 4556								IC 3920 3925 3931 4552 4553 4554 4556								IC 3920 3925 3931 4552 4553 4554 4556								IC 3920 3925 3931 4552 4553 4554 4556													
K101								4101										6101											8101								
K102								4102											6102										8102								
K103								4103											6103										8103								
K104								4104											6104										8104								
K105								4105											6105										8105								
K106								4106											6106										8106								
	3	2	0	0	0	1	0	4107										6107										8107									
2101								4108										6108										8201									
2102								4109										6109										8202									
2103								4110										6110										8203									
2104								4201										6111										8204									
2105								4202										6112										8205									
2106								4203										6113										8206									
2107								4204										6114										8301									
2108								4205										6201										8302									
2109								4206										6202										8303									
2110								4207										6203										8304									
2201								4208										6204										8305									
2202								4209										6205																			
2203								4210										6206																			
2204								4301										6207																			
2205								4302										6208																			
2206								4303										6209																			
2207								4304										6210																			
2208								4305										6211																			
2301									2	14	3	2	0	1	3			6212																			
2302								5101											1	7	5	1	2	10													
2303								5102																													
	1	8	2	1	2	7	0	5103																													
3101								5104																													
3102								5105																													
3103								5106																													
3104								5107																													
3105								5108																													
3106								5109																													
3107								5110																													
3108								5111																													
3109								5201																													
3110								5202																													
3111								5203																													
3112								5204																													
3113								5205																													

Canon 163 Calculator

Section: IC Types & Tallies

Page: 21

Rendition: Feb 5, 2024

N1	N2	N3	N4	N5	N6	N7	N8
C	A C	A C	A C	A C	A C	A C	A C
1 GND	GND 1 1 GND	GND 1 1 [GND]	GND 1 1 GND	GND 1 1 GND	GND 1 1 GND	GND 1 1 GND	GND 1 1 GND
2 A3	- 2 2 nPASUM	BD0 2 2 nK(A+S)	nPA 2 2 nG-PY1	BD0 2 2 nPASUM	- 2 2 -	nG-PY1 2 2 BD0	CPA 2 2 BD
3 A2	- 3 3 PA	nPB1 3 3 PB1	nPB1 3 3 PB1	nG-SD 3 3 LM1	- 3 3 SUBB	nPB1 3 3 SUBB	RSUM 3 3 TB3
4 A1	- 4 4 nDL1	PB2 4 4 K(N+P+RM)	PB2 4 4 K(N+P+RM)	LV 4 4 LM2	- 4 4 SUBA	nTD0+TB3 4 4 SUBA	G-Y 4 4 nG-X
5 -	- 5 5 DL1	nKSQRT 5 5 nFST	[KSH] 5 5 [nFST]	K(N+P) 5 5 nFST	nKSQRT 5 5 AINC	nG-X 5 5 G-Y	[<-] 5 5 AINC
6 LM2	[>-] 6 6 nPA	KSH 6 6 KP	KRM1 6 6 nKRCV2S0	KSH 6 6 KP	- 6 6 ACA	KSH 6 6 AD	ACA 6 6 AD
7 []	- 7 7 DL2	n@7103-11 7 7 nFG	nKRM1 7 7 nFG	- 7 7 nSUM<0	- 7 7 C12-S0	nSUM<0 7 7 nFG	- 7 7 {nAD1}
8 LM1	TP67 8 8 nDL2	nPB=0 8 8 FG	FRS 8 8 FG	nPB=0 8 8 nSK	- 8 8 nCA	FRS 8 8 BD	- 8 8 {AD1}
9 -	DL<PA 9 9 nDL4	nFRS 9 9 nFN	nFRS 9 9 nFN	- 9 9 SK	- 9 9 nCAIN	nFRS 9 9 nSK	- 9 9 -
10 -	CPC 10 10 DL4	FN 10 10 nENDP	KRM2 10 10 [nENDP]	FN 10 10 nENDP	n(KOP-FU) 10 10 nENDP	SD 10 10 SK	- 10 10 -
11 -	[] 11 11 DL8	nFRT 11 11 nENDLP	nKRM2 11 11 [nENDLP]	nFRT 11 11 nENDLP	[nFRT] 11 11 nENDLP	nFRT 11 11 KA	- 11 11 -
12 -	- 12 12 nDL8	FRT 12 12 nENDSP	FRT 12 12 nTB3	FRT 12 12 nKN	- 12 12 nENDSP	FRT 12 12 nFOVF	- 12 12 -
13 -	- 13 13 TD16	CC00 13 13 n@7208-6	TD0 13 13 PA	CC00 13 13 CC17	CC00 13 13 CC17	[nTD16] 13 13 CC17	- 13 13 -
14 -	- 14 14 nTD16	SD 14 14 WT	CCX1 14 14 CCX3	CCX1 14 14 [CCX3]	CCX1 14 14 CCX3	CCX1 14 14 CCX3	- 14 14 -
15 -	- 15 15 nTDB1	nFOVF 15 15 LOF	CC02 15 15 K(N+P)	[CC02] 15 15 CC121415	CC02 15 15 CC121415	CC02 15 15 nACA	- 15 15 -
16 -	nTDB8 16 16 TDB1	PM1 16 16 TDB1	PM1 16 16 nCC00	CC10 16 16 nCC00	CC10 16 16 nCC00	CC10 16 16 K(N+P)	- 16 16 -
17 LP	TDB8 17 17 nTDB2	nTDB1 17 17 nPM1	CC12 17 17 nPM1	CC12 17 17 nCCX3	CC12 17 17 nCCX3	CC12 17 17 n(enBtoA)	- 17 17 nACA
18 - [>-]	[<-] 18 18 TDB2	nTDB2 18 18 TDB2	[CC13] 18 18 n(enBtoA)	- 18 18 CC151617	CC13 18 18 CC151617	CC13 18 18 n@7208-6	- 18 18 nCAIN
19 - [>-]	[<-] 19 19 nTDB4	CC14 19 19 TDB4	CC14 19 19 nTD0+TB3	nACA 19 19 nCC14	CC14 19 19 nCC14	CC14 19 19 nKRCV2S0	- 19 19 {CA}
20 DW=0	DW=0 20 20 TDB4	CC15 20 20 nTDB4	CC15 20 20 enSBtoSA	enSBtoSA 20 20 CC10-17	CC15 20 20 CC10-17	CC15 20 20 nWA	- 20 20 nCA
21 D=8-11	C02-S0 21 21 D=8-11	RSUM 21 21 nTDB8	C02-S0 21 21 CC16	C02-S0 21 21 CC16	C02-S0 21 21 CC16	C02-S0 21 21 CC16	- 21 21 {nAOK}
22 DW=1	nCPW 22 22 DW=1	nKRV 22 22 TDB8	nKRV 22 22 C13-S0	- 22 22 AD0	C02-S4 22 22 C13-S0	C02-S4 22 22 C12-S0	- 22 22 {AOK}
D	N2	N3	N4	N5	N6	N7	N8
B D	B D	B D	B D	B D	B D	B D	B D
1 D=12-15	- 1 1 D=12-15	FMLT 1 1 PB=TD	FMLT 1 1 C17-S0	FMLT 1 1 nTD16	[FMLT] 1 1 C17-S0	FMLT 1 1 C17-S0	nWB 1 1 nWA
2 D=4-7	nTD0 2 2 D=4-7	CC17 2 2 LP	nTD0 2 2 SCT0	nTD0 2 2 SCT0	[nTD0] 2 2 SCT0	nTD0 2 2 SCT0	nCPW 2 2 nBD0
3 D=1-3	- 3 3 D=1-3	nFMLT 3 3 [nKSH]	FF 3 3 SCT1	FF 3 3 [SCT1]	nFMLT 3 3 SCT1	nFMLT 3 3 SCT1	{CPW} 3 3 BD0
4 -	- 4 4 -	FDIV 4 4 SCT2	FDIV 4 4 SCT2	- 4 4 SCT2	- 4 4 SCT2	FDIV 4 4 SCT2	- 4 4 nAD0
5 DW=2	TD0 5 5 DW=2	nTD16 5 5 KK	TD0 5 5 SCT3	TD0 5 5 SCT3	- 5 5 SCT3	nWB 5 5 SCT3	- 5 5 AD0
6 D=16	D=16 6 6 -	FME 6 6 SCT4	[FME] 6 6 SCT4	FME 6 6 SCT4	FME 6 6 SCT4	FME 6 6 SCT4	- 6 6 nG-BD
7 -	DL=PA 7 7 DW=3	nFME 7 7 nSCT4	[nFME] 7 7 [nSCT4]	nFME 7 7 nSCT4	nFME 7 7 nSCT4	nBD0 7 7 nAD0	- 7 7 -
8 DW=3	nTP67 8 8 8+9	KMS 8 8 nFC0	- 8 8 eBD0toWB	[nTP67] 8 8 LSB	nTP67 8 8 SCT01	AD0 8 8 SCT01	- 8 8 -
9 -	TP0 9 9 6+7	nKM2SUB 9 9 nKM2ADD	TP0 9 9 G-PY	nKM2SUB 9 9 G-PY	TP0 9 9 SCT12	nG-BD 9 9 SCT12	- 9 9 -
10 8+9	- 10 10 5	FU 10 10 n(KOP-FU)	C12-S0 10 10 nG-PX	FU 10 10 nG-PX	FU 10 10 SCT34	K54 10 10 SCT34	- 10 10 -
11 6+7	KW4 11 11 -	nF(M+D+R) 11 11 TD16	nF(M+D+R) 11 11 TD16	nF(M+D+R) 11 11 TD16	[nF(M+D+R)] 11 11 TD16	nF(M+D+R) 11 11 TD16	- 11 11 -
12 5	KW3 12 12 LDNML	F(M+D+R) 12 12 LDNML	- 12 12 FJ1	F(M+D+R) 12 12 FJ1	F(M+D+R) 12 12 FJ1	F(M+D+R) 12 12 FJ1	- 12 12 -
13 4	KW2 13 13 4	F(M+D) 13 13 nKST	F(M+D) 13 13 DL=PA	F(M+D) 13 13 KRM1	F(M+D) 13 13 -	F(M+D) 13 13 KRM1	- 13 13 -
14 ODD	KW1 14 14 ODD	F(D+R) 14 14 FJ2	F(D+R) 14 14 FJ2	- 14 14 FJ2	nKMN 14 14 FJ2	F(D+R) 14 14 FJ2	- 14 14 -
15 EVEN	nG-SD 15 15 EVEN	K(M+D) 15 15 nKDIV	S-PCA 15 15 nFJ2	S-PCA 15 15 nFJ2	K(M+D) 15 15 nFJ2	PB=TD 15 15 nFJ2	- 15 15 -
16 2+3	LP 16 16 2+3	CPC 16 16 nKMLT	CPC 16 16 FC0	CPC 16 16 KRM2	nKA 16 16 [FC0]	KRM2 16 16 CC151617	- 16 16 -
17 0+1	nBD0 17 17 0+1	nKC 17 17 TB3	DL<PA 17 17 nFC0	[>-] 17 17 nFC0	nKC 17 17 nFC0	TB0 17 17 n@7103-1	- 17 17 -
18 [nTD0]	BD0 18 18 TB3	nKADD 18 18 nF(MQ+DQ)	enSAtoSB 18 18 nF(MQ+DQ)	enSAtoSB 18 18 -	nKADD 18 18 -	nKMN 18 18 nF(MQ+DQ)	CPA 18 18 -
19 LOF	TB0 19 19 nTB3	nKSUB 19 19 nK(C+CI)	- 19 19 nK(C+CI)	nKSUB 19 19 nK(C+CI)	nKSUB 19 19 -	[nKCM1] 19 19 nK(C+CI)	V-5 19 19 -
20 LSB	SD 20 20 CPA	CPA 20 20 nKCM1	[CPA] 20 20 nKCM1	CPA 20 20 nKCM1	[CPA] 20 20 [CPA]	enBD0toWB 20 20 nKCM1	- 20 20 -
21 V+5	V+5 21 21 V+5	V+5 21 21 nKCM2	V+5 21 21 nKCM2	V+5 21 21 nKCM2	V+5 21 21 -	V+5 21 21 nKCM2	V+5 21 21 [V+5]
22 GND	GND 22 22 GND	GND 22 22 [V+5]	GND 22 22 V+5	GND 22 22 V+5	GND 22 22 V+5	GND 22 22 V+5	GND 22 22 GND

Canon 163 Calculator

Section: Connectors

Page: 22

Rendition: Feb 5, 2024

- As viewed from bottom of backplane.
- Bold-faced expressions are signal sources.
- {signal} : connected on the PCB but not connected on the backplane.
- [signal] : connected on the backplane but not connected on the PCB.