

Canon EP151 Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes & Signal Names	2
Block Diagram	3
State Diagram	4
Timing Diagram	5
Timing	6
Keyboard	7
Keyboard Latches	8
Control - State Machine	9
Control - Flags	10
Sign Flags & Subtraction	11
Data Routing & Memory	12
Arithmetic	13
SD Register	14
Point Counter	15
Position Digit Counter	16
Print Timing & Character Encoder	17
Character Generation	18
Printer	19
Power Supply	20
IC Pinouts & Gate Construction	21
Connectors	22

Canon EP151 Calculator

Section: Title and Contents
Page: 1

Printed: 2021 Mar 5

This schematic has been derived through
reverse engineering.
This is not the manufacturer's schematic,
nor based on the manufacturer's schematic.

Notes

- ◆ A lowercase “n” in a symbol name indicates the logical NOT operation.
- ◆ The symbol  denotes a physical connector pin, where *b*=board (1 to 7), *c*=connector, (A or B), and *pp*=pin. Solid black end is the male side of the connector. White end is the female side of the connector. Board 8 is the backplane. See “Connectors” page.
- ◆ Connection points labeled “NM*pps*” refer to the row of points on the main/backplane board between the PCB connectors and the ICs. *s*=stagger (C,K or M) depending on whether the pin is staggered towards the connectors, the keyboard, or in the middle.
- ◆ The symbol ▼ without an explicit voltage specification denotes V+5.
- ◆ Capacitance in microfarads unless otherwise indicated.
- ◆ These drawings based on unit with Serial No.: 200464

Log

- ◆ 2002 Apr-May: Initial drawing / bhilpert.
- ◆ 2021 Feb: TMS3314 shift register pinout obtained, register organisation resolved.
Conversion to single pdf, format updates.
Connector pin labeling redone from alpha to ABCD.
Block, Timing, State diagrams added.
Some gates changed to negative-logic presentation.

Signal Names

Most signal names are obtained from labels on the printed circuit boards. Some labels used here were created during the reverse engineering process.

Section	Signal	Description
Timing	Ø1	Clock for MOS memory.
	Ø2	Clock for MOS memory.
	CP	Clock Pulse. +5V version of Ø?. This is the basic bit clock.
	TB0...TB3	Time Bit. Pulses for specified bit.
	TD0...TD15	Time Digit. Pulses for specified digit.
	SCT0,SCT1	State Cycle Time. Two phases of a state cycle.
Keyboard	K...	The keyboard and numeral encoder.
	FK...	Latched versions of the keyboard signals.
	FU	Function keypress synchronized to the state cycle.
Control	CC0...CC15	The 11 states of the state machine.
	F...	Assorted 1-bit Flag registers.
	FOF	Overflow latch.
Memory	ADO	A Register Data Output (bit stream).
	BDO	B Register Data Output.
	CDO	C Register Data Output.
	MDO	M Register Data Output.
Arithmetic	AD4	Bit stream from arithmetic to the memory.
	CA	Carry.
PC Counter	PC=0	1 when the decimal Point Counter is 0.
	PC=DL	1 when the decimal Point Counter coincides with the Decimal Limit (switch setting).
PD Counter	PD...	Position Digit Counter. Used for two purposes: - To count digits during number entry, indicated via neon lamps. - During the print cycle to track and time the loading of the SD register with the appropriate digit data to print.
	CO	Comparator Output, indicates match of PD Counter with digit phase.
Character Encoding	CHRx	Six bit Character code to address character ROM.
Character Generator	PS	Pixel Stream to printer.

- The label for Fmlt+Fdiv by U4202 is actually the inversion.
- The label for Fmlt+Fdiv by U4207 is incorrect, this is nFOF.

• Renamed symbols:

nK÷	nKD
FK÷	FKD
FX+F÷	FK(X+D)
Fmlt	FX
Fdiv	FD
Fmlt+Fdiv	F(X+D)

• Created symbols, not found on PCBs:


CPp
KN1, KN2, KN4, KN8, KNUM, KNP, KCEM#, KASXD
FKENT, FK, FKCE, FKCM, FKRM, FK#, FOF, FKaa, n(FM+FD•nKK), nFXDR, nBADENT
F=RE
FCC1SE, FCC2SE, nCSaa, CLRB, nCScc
B1DO, MDO, SDIN, SD=0, DR**, X–Y, SUM, CA10
PC3ENB, PCENB
Maa, Mbb, CHR*, ØP, PXENB, PXC=6, PXTa, PXTb

Canon EP151 Calculator

Section: Notes

Page: 2

Printed: 2021 Mar 5




Canon EP151 Calculator

Section: Block Diagram

Page: 3

Printed: 2021 Mar 5




Canon EP151 Calculator

Section: State Diagram
Page: 4

Printed: 2021 Mar 5



3.0 default
3.1 if RM, M $\rightarrow$ B



Ø1 / Ø2 / CP frequency = 323 KHz.

Number cycle = $16 \cdot 4 \cdot CP = 198\mu S = 5KHz$.
A state cycle is 2 number cycles.

Time periods shown were measured with oscilloscope.






Canon EP151 Calculator

Section: Timing Diagram

Page: 5



Printed: 2021 Mar 5



Canon EP151 Calculator

Section: Timing
Page: 6

Printed: 2021 Mar 5




Canon EP151 Calculator

Section: Keyboard Latches


Page: 8

Printed: 2021 Mar 5



Section: Control - Flags
Page: 10

Printed: 2021 Mar 5
















Canon EP151 Calculator

Section: Sign Flags & Subtraction

Page: 11

Printed: 2021 Mar 5




Canon EP151 Calculator

Section: Data Routing & Memory

Page: 12

Printed: 2021 Mar 5




Canon EP151 Calculator

Section: SD Register

Page: 14

Printed: 2021 Mar 5




Canon EP151 Calculator

Section: Point Counter

Page: 15

Printed: 2021 Mar 5



Canon EP151 Calculator

Section: Position Digit Counter

Page: 16

Printed: 2021 Mar 5

The diagram shows the timing of the SD card interface signals. The signals are TPNC, TPDC, nPXENB, ØP, Pixel Counter, and PD CLK. The timing parameters are as follows:

- TPNC: 19.6::20mS (red bracket)
- TPDC: 0.7::0.8mS (red bracket)
- nPXENB: 1mS (red bracket)
- Pixel Counter: 105µS (red bracket)
- PD CLK: SD Register load period (red bracket)

Character Cell Layout

[illegible]


```


PD Counter:      0 1 2 3 4 5 6 7 8 9 A B C D E F1011
Digit Phase:     F E D C B A 9 8 7 6 5 4 3 2 1 0
Print Line:      n n n n n n n n n n n n n n m f

```

$$\begin{array}{c} \text{mf} \\ \text{C} \\ \text{M} \\ \text{CM} \\ \text{R} \\ = \\ - = \\ \times \\ \div \\ \diamond \\ \# \\ \% \end{array}$$

Section: Print Timing & Character Encoder
Page: 17 Printed: 2021 Mar 5





Canon EP151 Calculator

Section: Printer


Page: 19

Printed: 2021 Mar 5


SN3900 / 4500 Series DTL Integrated Circuits

* SN4552 information derived through reverse engineering,
others from manufacturer data sheet.


SN3920
SN4552*
SN4553




SN3925
SN4554




SN3931
SN4556



SN3920
SN3925
SN3931
SN4552*
SN4554




SN4553




Discrete Gate Construction

A few gates are constructed from discrete diodes and resistors. The internal construction of these gates is shown in the following diagrams. A wire-AND construction is indicated by the input line traversing the width of the gate.

AND Gate



AND Gate with 'wired' input




Flip-Flops

Flip-flops are constructed from NAND gates with capacitor triggering and resistors biasing inputs for control. Transitions occur on the negative edge of clock inputs.

The basic structure is that of a clocked SR flip-flop in which the SR inputs are assert-Low. Asynchronous Set and Reset inputs may be provided via output triggering.

Clocked-SR Flip-Flop with Asynchronous Set & Reset




In a variation, the clock input to the capacitors may be separated to provide separate clocks for the S & R inputs.

Toggle Flip-Flops


A simple toggle flip-flop is formed by wrapping the SR inputs back from the outputs.

Another variation provides an assert-Low control input to enable toggling.



D Flip-Flop

A D flip-flop is formed with an asymmetric adaptation on the capacitor triggering.



Canon EP151 Calculator

Section: IC Pinouts and Gate Construction
Page: 21

Printed: 2021 Mar 5


N1	N2	N3	N4	N5	N6	N7
GND 1 1 Ø2	GND 1 1 -	GND 1 1 Ø2	GND 1 1 nFJ	GND 1 1 FSB	GND 1 1 FSB	GND 1 1 FPC3
FKaa 2 2 V-22	- 2 2 AD4	AD4 2 2 V-9	nFCC1SE 2 2 CC0	CC0 2 2 PC=DL	nFJ 2 2 V-9	PC=DL 2 2 V-9
L1 3 3 Ø1	- 3 3 -	Ø1 3 3 -	PC=DL 3 3 CC(8+9)	CC(8+9) 3 3 CC1	- 3 3 P1	P1 3 3 K(C+CE)
L2 4 4 K(C+CE)	- 4 4 -	FX 4 4 CC5	CC5 4 4 K(C+CE)	CC5 4 4 FX	- 4 4 P2	P2 4 4 nFPC2
PC=15 5 5 TD0	TD0 5 5 BDO	TD0 5 5 BDO	nF=RE 5 5 nFKCE	BDO 5 5 TD0	1208.3,6... 5 5 P3	P3 5 5 nSFOF1
nSD=0 6 6 TB1	TB1 6 6 SD4	M109-6 6 6 SD4	CA 6 6 KAM	CA 6 6 nFU	- 6 6 P4	P4 6 6 FPC2
L6 7 7 TB2	TB2 7 7 CA	nKCM 7 7 MDO	nFKENT 7 7 FX	MDO 7 7 nKCM	FKaa 7 7 nFK#	nKCM 7 7 MDO
TD15 8 8 nPD14B	- 8 8 -	TD15 8 8 F(X+D)	F(X+D) 8 8 nFOF	nFOF 8 8 TD15	F(X+D) 8 8 PCENB	nFOF 8 8 nFPC1
- 9 9 FT	nSD=0 9 9 -	FU 9 9 CC6	KP 9 9 FU	F(X+D) 9 9 FU	FKENT 9 9 PXTa	FT 9 9 PC=15
L5 10 10 CC2	CC2 10 10 SDIN	FD 10 10 SDIN	CC2 10 10 CC6	CC6 10 10 FD	CC2 10 10 PXC=6	PXC=6 10 10 FPC1
L4 11 11 FKC	nSD2 11 11 -	KAM 11 11 CC9	CC9 11 11 FT	FT 11 11 CC9	nSD4 11 11 KAM	CC2 11 11 paper feed
L3 12 12 FK(X+D)	nSD3 12 12 nSD1	CLRB 12 12 ADO	nK(C+CE) 12 12 nFH	nFH 12 12 ADO	P5 12 12 nSD1	nKC·nKCE 12 12 P5
nP5 13 13 nFN	P5 13 13 nSD4	PC3ENB 13 13 3208.3	nCScc 13 13 CLRB	3208.3 13 13 nX-Y	nSD3 13 13 PD14B	PC3ENB 13 13 nP5
PD14B 14 14 FPD16	nX-Y 14 14 nCA	nPC=DL 14 14 nCC5	nKC 14 14 nCC5	nCC5 14 14 nCA	nSD2 14 14 FPD16	nPC=DL 14 14 PD14B
A C	A C	A C	A C	A C	A C	A C
B D	B D	B D	B D	B D	B D	B D
TB3 1 1 CP	- 1 1 CA10	CC(4+7) 1 1 CC1	CC1 1 1 CC(4+7)	CC(4+7) 1 1 CA10	PD15B 1 1 nTPNC	nTPNC 1 1 CP
nTPNC 2 2 PD15B	- 2 2 CC4	CC4 2 2 CC7	CC7 2 2 CC4	CC4 2 2 nTD15	PXTb 2 2 nFPD16	nFPD16 2 2 TB3
nFPD16 3 3 nTD15	nFPD16 3 3 -	SCT1 3 3 PC=0	SCT1 3 3 PC=0	PC=0 3 3 SCT1	SCT1 3 3 PC=0	PC=0 3 3 PXTb
- 4 4 SCT1	CP 4 4 nG-Y	nG-Y 4 4 SCT0	SCT0 4 4 nENT	SCT0 4 4 FG	FG 4 4 FKRM	nFPC3 4 4 LM
- 5 5 SCT0	TB3 5 5 SCT0	nENT 5 5 FG	FG 5 5 FKRM	FKRM 5 5 nKST	FN 5 5 PS	TPN 5 5 OF
nTB2 6 6 -	- 6 6 -	FKRM 6 6 FN	FN 6 6 FK(X+D)	FK(X+D) 6 6 KCE	PEND 6 6 nKAM	nSFOF2 6 6 TPD
nTB0 7 7 CO	CO 7 7 nG-X	nG-X 7 7 PEND	PEND 7 7 FKENT	nFKENT 7 7 nSFOF2	FK# 7 7 TPDC	TPDC 7 7 CLA
L7 8 8 -	- 8 8 CPp	FK# 8 8 CC15	CC15 8 8 nFKCM	CPp 8 8 -	- 8 8 V-22	PXTa 8 8 PCENB
L8 9 9 TB0	TB0 9 9 -	TB0 9 9 F=	F= 9 9 nF(X+D)	nFXDR 9 9 nF(X+D)	nF(X+D) 9 9 nF=	SCT1 9 9 MO
- 10 10 -	KN1 10 10 -	nF(X+D) 10 10 CC8	CC8 10 10 nFG	nFG 10 10 nCScc	FKCE 10 10 FKCM	nCScc 10 10 GND
- 11 11 ENT	KN2 11 11 ENT	nFG 11 11 ENT	nFCC2SE 11 11 nCC4	K- 11 11 ENT	FKX 11 11 FKC	ENT 11 11 V+15
- 12 12 1208.3,6..	KN4 12 12 -	CC0 12 12 nFN	nFN 12 12 nPEND	nF= 12 12 FN	nPEND 12 12 nFN	nFN 12 12 SW1
- 13 13 -	KN8 13 13 -	FJ 13 13 CC3	CC3 13 13 FJ	n(Fmit...K) 13 13 nKK	TPNC 13 13 FKD	TPNC 13 13 SW2
V+5 14 14 -	V+5 14 14 -	V+5 14 14 nFJ	V+5 14 14 nCC0	V+5 14 14 FJ	V+5 14 14 FJ	V+5 14 14 SW3

Notes:
 ♦ As viewed from bottom of main board/backplane.
 ♦ Bold-faced expressions are signal sources.

Canon EP151 Calculator

Section: Connectors
 Page: 22

Printed: 2021 Mar 5



Board Primary Functions

Board	Primary Functions
Main	Keyboard Encoding and Latches
1	Timing and PD Counter
2	Arithmetic
3	Memory and Data Routing
4	Control (State Machine)
5	Control (Flags)
6	Character Encoding and Generation
7	Character Generation, Printer Interface, Point Counter