

Casio AL-1000 Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes & Signals	2
Block Diagram	3
Modules - Gates	4
Modules - Flip Flops	5
State Graph	6
State Descriptions	7
Timing Diagram	8
Timing	9
Keyboard	10
Control - T State	11
Control - Function Latch & Decoding	12
Control - State Sequencing	13
Control - State Decoding	14
Control - Miscellaneous	15
Digit Counter	16
Decimal Point Counter	17
Register Selection	18
A & B Latches	19
Arithmetic	20
Memory Address Drivers	21
Memory Inhibit & Sense	22
Display	23
Power Supply	24
Connectors 1-5	25
Connectors 6-10	26

Casio AL-1000 Calculator

Section: Title & Contents

Page: 1 Rendition: 2015 Mar 13

This schematic has been derived through reverse engineering. This is not the manufacturer's schematic, nor based on the manufacturer's schematic.

Notes

- ♦ Gate symbols and signal names are presented in accordance with:
logic 0 = 0V, GND
logic 1 = +12V
- ♦ The symbol  denotes a physical connector pin where *b*=board (1-7), *s*=section (A,B), and *pp*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- ♦  connection between different sections.
 connection limited to same section.
Arrows indicate direction of signal or energy flow.
- ♦ The symbol  denotes V+12. The symbol  denotes V-6.
- ♦ Capacitance in microfarads unless otherwise indicated.
- ♦ These drawings based on a unit missing the case and power supply. "7530" is stamped on some of the PCBs.
- ♦ Drawn Oct 2003 / Feb 2005 by bhiipert. See www.cs.ubc.ca/~hilpert/eeec for additional information.

Gate Identification

Gates involving a transistor are identified by symbols taking the following form:

<board><function><enumeration>

where

<board> = 1 to 7

<function> =
NA for NAND
NO for NOR
N for NOT
E for Buffer (non-inverting)

<enumeration> = 1 to n

Flip-flops are identified by symbols taking the following form:

<board><name>

where

<board> = 1 to 7

<name> = is taken from the name silkscreened on the board.

The preceding name formats are taken from silkscreening on the printed circuit boards. Names beginning with a "\$" were created for the sake of a simulation and have no origin in the original machine.

Sections and Signal Descriptions

Signal names associated to a flip-flop are obtained from labeling on the printed circuit boards. A lowercase "n" at the beginning of a signal name indicates the logical NOT operation.




Section	Signal	Description
Timing	PG	Master clock.
	SG	A flag to select between memory cycles and state cycles.
	G1,2	Timing signals for core memory read/write cycles.
	S1,2,3	Timing signals for state cycling.
	POR...	Power-On-Reset.
Keyboard	KN1,2,4,8	Encoded numeral keys.
	KNP	Numerical key pressed.
	KF1,2,4,8	Encoded function keys.
	KFP	Function key pressed.
	KR1,2,4,8	Encoded position of the rounding switch.
Control	TA,B,C,D	Latch for the T state machine.
	TS...	Assorted states from the T state machine.
	U1,2,4,8	4-bit function latch.
	U=x	Function is x.
	U...	Function signals derived with additional logic.
	FMUL, FDIV	Flags indicating that the next add/subtract completes a multiply or divide.
	F54	Flag to take the state machine through the rounding sequence.
	FNEG	Flag indicating whether the displayed number is negative.
	NSTx	Next state in function execution.
	L1...L5	Current function execution state in binary form(bits of L latch).
	STx	Current function execution state in enumerated form.
	STname	State combinations with a particular intent.
	CAR...	Control output to Arithmetic.
	FN	During number entry, flag indicating whether a new number or within a number.
	FDP	Flag indicating that the decimal point has been pressed during number entry.
	GAM	(Gamma) Flag to capture data states within a number cycle
	BET	(Beta) Flag for miscellaneous uses during function execution.
	W0	Flag to capture zero-state of output from arithmetic (W=0).
	PC	Flag indicating the completion of program execution.
Decimal Point Counter	DP=n	Assorted signals indicating when the DP counter matches n.
		Also used as a digit counter during multiply, divide and square root.
Digit Counter	DGTn	Individual digit timing.
	DGTn.m	1 to 8 digit scanning, address for memory Y-axis.
	DC8	8-th bit of memory digit scanning.
Register Selection	RSrr	Selected register, address for memory X-axis.
	Q	Selects the X or Y operand register.
	PA	Selects between data registers and program storage.
	PB	Selects between program 1 and program 2.
A, B Latches	A1,2,4,8	Two 4-bit latches to hold digits from memory and keyboard, and which feed the arithmetic unit.
	B1,2,4,8	
	GR	
		Flag to select the A or B latch to be loaded with data from core memory.
Arithmetic	W1,2,4,8	Result of addition or subtraction of digits in A and B latches.
	C	Tens Carry Flag.
Memory Data	MR1,2,4,8	4-bit digit read from memory.
D Latch	D1,2,4,8	A 4-bit latch to hold the digit being displayed.

Casio AL-1000 Calculator

Section: Notes & Signals

Page: 2

Rendition: 2015 Mar 13



The core memory is physically organised as 4 bit arrays, each array being 14 columns by 8 rows.



Logically, it is organized into 6 registers of 16 BCD digits each and 2 registers of 8 digits each. Each 16-digit register occupies 2 columns in each bit plane.

Casio AL-1000 Calculator

Section: Block Diagram
Page: 3



Rendition: 2015 Mar 13

AND Gates





R_G
 10K
 15K
 10K to V+20
 20K to V+20
 none

OR Gates





NAND Gates





NAND Gates - Exceptions					
	Name	RF	RB	RL	T Notes
6	NA1	10	100		EDGE
6	NA2	10	100		EDGE
6	NA3			2	
6	NA8				NOR
6	NA9				NOR
8	NA2			2	C641
8	NA3			2	C641
8	NA5			2	C641
8	NA7				C641
10	NA1			2	
10	NA2			2	CF=200PF
10	NA3			2	CF=200PF
10	NA4			2	CF=200PF
10	NA5			2	CF=200PF

NOR Gates





NOR Gates - Exceptions					
	Name	RF	RB	RL	T Notes
2	N01	15	100	2	C641
2	N02		100		C641 NAND
2	N03	15		2	C641
2	N04				C641 INVERTER
3	N01				NAND
3	N02	15			
3	N03	15			
3	N04	15			
3	N05	15			
4	N016				C641
5	N02				NAND
5	N08				NAND
5	N014				NAND
5	N015				BUFFER
6	N01				EDGE
6	N02				EDGE
6	N05	20			
7	N02			2	
7	N04			2	
7	N05			2	
7	N07			2	
8	N01		100		C641 EDGE
8	N02		100		C641 INVERTER, V+20
8	N03	20	100		C372 V+20
10	N01			2	NAND
10	N02	20		2	
10	N03	20		2	
10	N04	20		2	
10	N05	20		2	

Inverters





Inverters - Exceptions					
	Name	RF	RB	RL	T Notes
1	N1	15			C641 EDGE
1	N2	15			C641 EDGE
1	N3	15			C641 EDGE
1	N4	15			C641 EDGE
2	N1		100	2	C641
2	N2			2	C641 NAND
2	N3	15		2	
2	N7	10			
2	N9	15	50		C641 EDGE
4	N7			2	
5	N3		100		
8	N1				C372
8	N3			2	C641
8	N4		100		V+20
8	N5			2	C641
8	N6		100		V+20
8	N7				C641
8	N8				C641
8	N9			2	C641
9	N1	10		2	EDGE (no diode)
9	N2	10		2	EDGE (no diode)
10	N5	10		2	C641 EDGE (no diode)

Edge Pulse Gates



The 'Edge Pulse' gates are fed by differentiating capacitors and resistors and are biased in such a manner that the input normally appear as 1 and the output 0. A 1->0 transition at an input to a capacitor sends a differentiated negative-going pulse to the transistor, enough to briefly turn the transistor off so that a 1 pulse appears at the output.

Buffers



Buffers - Exceptions					
	Name	RF	RB	RL	T Notes
6	E1	2	-	2	
6	E2	2	-		


Casio AL-1000 Calculator

Section: Modules - Gates


Page: 4

Rendition: 2015 Mar 13


Bistable Flip-Flops



Bistable Flip-Flop Input Options



Monostable Flip-Flops



Flip Flops	Name	RF	RB	RL	T	Notes	Flip Flops	Name	RF	RB	RL	T	Notes
1	D1	15		2	C641		6	PG	-		2	C641	astable
1	D2	15		2	C641		6	SG	20	30, 68	2		
1	D4	15		2	C641		6	S1	20		2		
1	D8	15		2	C641		6	S2	20		2		
							6	S3	20		2		
2	ST	20	100				6	G1	15		2	C641	
2	Sr	20	-		C641	monostable C=0.0047	6	G2	15		1	C641	
2	DP1	15		2	C641		6	G3	15		2	C641	
2	DP2	15		2	C641		6	GR	15		2	C641	
2	DP4	15		2	C641		6	AC	20	30, 68			
2	DP8	15		2	C641		6	TA	15		2	C641	
							6	TB	15		2	C641	
3	FMUL	30	100				6	TC	15		2	C641	
3	FDIV	30	100				6	TD	15	68, 50	2	C641	
3	F54	30	100				6	h	15	-		C641	monostable C=0.2
3	FNEG	15		2	C641								
3	FN	30	100				7	A1	15		2		
3	FDP	30	100				7	A2	15		2		
3	U1	30	100		C372	V+20	7	A4	15		2		
3	U2	30	100			V+20	7	A8	15		2		
3	U4	30	100			V+20	7	B1	15		2		
3	U8	30	100			V+20	7	B2	15		2		
							7	B4	15		2		
4	BET	15		2	C641		7	B8	15		2		
4	GAM	15		2	C641		7	C	30	100			
5	L1	20	100				8	PA	30	100		C641	V+20
5	L2	20	100				8	PB	30	100		C641	V+20
5	L3	20	100				8	PC	30	100			
5	L4	20	100				8	Q	30	100		C641	V+20
5	L5	20	100				8	1	30	100		C641	V+20
5	R1	30	100				8	2	30	100		C641	V+20
5	R2	30	100				8	3	30	100		C641	V+20
5	R3	30	100				8	4	30	100	2 + 3	C641	V+20
5	R4	30	100				8	8	30		2	C641	V+20
5	R5	30	100										
							10	W0	20		2		

Casio AL-1000 Calculator

Section: Modules - Flip-Flops

Page: 5

Rendition: 2015 Mar 13




Group	State	Used During	Actions	ST2DGT	STCOPY	STSHIFT	STDPONLY	STYFIRST	CARSUB	STDGTINC	Other State Signals
Idle	0	-	-								
Shift Left	4	UMAS,SQRT1 UMAS	shift Y left, ++X[dp] ++DP			• •					STFLIPRADP STFLIPRADP
	7	UADDSUB,UDAS,SQRT2,F54 UDAS,SQRT2 UDAS	shift Y left, ++Y[dp] ++DP if nGAM•Y[dp]>=12 or DP=0: 1->BET			• • •		• • •	DGT1 DGT1 DGT1		
	19	UADDSUB,UDAS UDAS	shift X left, --Y[dp] if C on DGT1: 1->GAM			• •		• •	DGT1 DGT1		STFLIPRADP STFLIPRADP
	24	DIV,SQRT1	shift X left, ++X[dp]			•					
	28	UDAS	shift M2 left including [dp]			•		•			STM2FORY
Shift Right	11	SQRT1,F54	shift Y right, --Y[dp]			•		•	DGT1		STDGTDOWN
	20	DIV,UDAS,SQRT1,SQRT2 SQRT1	shift X right, --X[dp] if X[dp]=even after decrement: 1->GAM			• •			DGT1 DGT1		STDGTDOWN STDGTDOWN
Arithmetic	9	UADDSUB,UMAS,UDAS,SQRT1,SQRT2,F54 F54 SQRT1 SQRT2	YM + X -> YM, 0 -> FNEG 1 -> BET ++DP cycle DP, when DP=0: 5->B	• • • •					negate* negate*	• • • •	
	22	UDAS,SQRT2 SQRT2	Y - X -> Y, 0 -> BET cycle DP, when DP=0: 5->B	• •					• •	• •	
Register Copy	6	UDAS,SQRT2	X -> Y, but [dp] not copied	•	•					•	
	10	MUL,DIV MEMSAVE	X -> Y X -> M	• •	• •				negate* negate*		
	13	UDAS	M2 -> X	•	•			•			STM2FORY
	21	fin	YM -> X, if nW0: 1->FNEG	•	•			•	negate		
Decimal Point Only	1	SQRT1	++X[dp]				•				
	5	UADDSUB,UMAS,F54	Y[dp] + X[dp] -> Y[dp]	•			•				
	14	UDAS	++M2[dp]				•	•			STM2FORY
	25	UADDSUB	X[dp] + Y[dp] -> X[dp]	•			•	•			
	26	UADDSUB,UDAS F54	Y[dp] - X[dp] -> Y[dp] Y[dp] - KR -> Y[dp], KR -> X[dp]	• •			• •		• •		
Clearing	16	ALLCLR CLRENT,SQRT2,F54,fin UDAS SQRT1 MEMGET F54	0 -> X, 0 -> Y 0 -> X 0 -> M2 0 -> Y 0 -> M if nTRUNC: 5 -> X[2]	•	•			• • •			STM2FORY
Other	3	UMAS SQRT2	9 -> X[16] cycle DP, when DP=1: ++X[DGT]								

negate: if FNEG: CARSUB occurs during nDGT1
negate*: may negate under some circumstances(?)

Casio AL-1000 Calculator

Section: State Descriptions

Page: 7 Rendition: 2015 Mar 13




• PG measured as 66 KHz.

Casio AL-1000 Calculator

Section: Timing Diagram
Page: 8


Rendition: 2015 Mar 13



Casio AL-1000 Calculator





Section: Timing
Page: 9



Rendition: 2015 Mar 13



Casio AL-1000 Calculator



Section: Control - Function Latch & Decoding
Page: 12 Rendition: 2015 Mar 13





Other State Destinations

ST3 (to DP Counter)	ST19 (to GAM)
ST3 (to Arithmetic[2])	ST20 (to GAM)
nST3 (to A,B Latch)	ST21 (to STEND,FNEG)
ST4 (to DP Counter)	ST22 (to BET)
ST7 (to BET)	ST26 (to B Latch)
ST7 (to DP Counter)	nST28 (to Control for Arithmetic)
ST9 (to DP Counter)	
ST9 (to BET)	
ST9 (to STEND,FNEG)	
nST16 (to B Latch)	
ST16 (to Arithmetic)	
ST16 (to STEND)	






Resistor on 5GL5 and U=MEMGET (fed by 3N2) is 20K, consistency with others would suggest it should be 10K.

Casio AL-1000 Calculator

Section: Control - State Decoding


Page: 14

Rendition: 2015 Mar 13



Casio AL-1000 Calculator

Section: Control - Miscellaneous
Page: 15
Rendition: 2015 Mar 13




Casio AL-1000 Calculator

Section: Digit Counter

Page: 16

Rendition: 2015 Mar 13




Casio AL-1000 Calculator

Section: Decimal Point

Page: 17

Rendition: 2015 Mar 13




Casio AL-1000 Calculator

Section: Register Selection

Page: 18

Rendition: 2015 Mar 13




Casio AL-1000 Calculator

Section: A & B Latches

Page: 19

Rendition: 2015 Mar 13


CARNOBC	CARNOA	nCARSUB	Function
0	0	0	$W = A - B - C$
0	0	1	$W = A + B + C$
0	1	0	-
0	1	1	$W = B + C$
1	0	0	$W = A$
1	0	1	$W = A$
1	1	0	$W = 0$
1	1	1	$W = 0$



Casio AL-1000 Calculator

Section: Arithmetic
Page: 20

Rendition: 2015 Mar 13




Address lines flow through all 4 core planes
(only one shown).

Casio AL-1000 Calculator

Section: Memory Address Drivers

Page: 21

Rendition: 2015 Mar 13




Casio AL-1000 Calculator

Section: Memory Inhibit & Sense

Page: 22

Rendition: 2015 Mar 13



Casio AL-1000 Calculator

Section: Display
Page: 23

Rendition: 2015 Mar 13

N1A

1	V+12
3	FNEG
5	RETLAMP
7	RETURN
9	nMB8
11	MDY6
13	MDY7
15	MDY5
17	MDY4
19	-
21	-
23	DPb
25	DPa
27	MDY1
29	MDY2
31	MDY3
33	MDY8
35	MB8
37	-
39	DP=0
41	nPWENB
43	V+200

N2A

G2	1	2	V+12
DGT1	3	4	n(TEND+PORC)
nKR1	5	6	TEND
nRND8	7	8	S1
nRND7	9	10	TB
nRND0	11	12	nTD
nKN8	13	14	PORC
nKN1	15	16	-
nKN4	17	18	nS1
nKN2	19	20	n(AC+PORC)
nRND6	21	22	S1+PORC
nK1	23	24	nKR2
nK2	25	26	nKR4
nK3	27	28	nRND1
nK4	29	30	nRND2
nK5	31	32	nRND3
-	33	34	nRND4
nK6	35	36	nRND5
nK7	37	38	nKR8
nK8	39	40	nK0
nK9	41	42	nKADD
DPa	43	44	V+blu

N3A

UALIGN	1	2	V+12
FNEGSET	3	4	UADDSUB
-	5	6	FNEG
U=13	7	8	F54
U=CLRENT	9	10	n(AC+PORC)
U=ALLCLR	11	12	-
U=END	13	14	ST9
U=MEM	15	16	nKCHS
U=STPEND	17	18	TSNML
nKDP	19	20	nSTEND
nPB	21	22	PRENB
FDP	23	24	n(TEND+PORC)
FN	25	26	nTD
S2	27	28	nKF8
M4ACC	29	30	PORAC
nW4	31	32	nW8
nW2	33	34	nULDINSTR
UNUL	35	36	nKF4
nDGT1	37	38	nKF2
M1ACC	39	40	nKF1
M1MEM	41	42	nW1
M2ACC	43	44	V+20

N4A

-	1	2	V+12
nSTEND	3	4	S1
FNEGSET	5	6	nS2
nMEMACC	7	8	U=MEMACC
-	9	10	DGT1
A8A4	11	12	ST7
n(TEND+PORC)	13	14	U=DIV
A1	15	16	UMAS
ST19	17	18	ST5
U=ALLCLR	19	20	ST24
ST21	21	22	nW0
U=MEMGET	23	24	UALIGN
U=CLRENT	25	26	F54
ST16	27	28	UADDSUB
ST11	29	30	W0
ST0	31	32	ST26
TB	33	34	UNUL
-	35	36	ST4
-	37	38	C
ST3	39	40	U=SQRRT
ST20	41	42	ST9
-	43	44	DP=7+15

N5A

-	1	2	V+12
nSNXT1	3	4	S1+PORC
nSNXT2	5	6	nS3
nSNXT3	7	8	STSHIFT
nST16	9	10	nSTFLIPRADP
ST2DGT	11	12	nSTDGTDOWN
nSTDGTINC	13	14	nSTALNOMEM
UMAS	15	16	nSTDPONLY
UDAS	17	18	U=ALLCLR
U=MEMGET	19	20	ST7
nDGT1	21	22	ST24
FNEG	23	24	ST13
TSNML2	25	26	ST19
ST11	27	28	ST4
ST20	29	30	ST21
ST5	31	32	ST22
ST26	33	34	ST25
ST14	35	36	ST0
ST16	37	38	ST28
-	39	40	nST28
-	41	42	-
-	43	44	-

N1B

1	V-6
3	A8
5	A4
7	-
9	A1
11	A2
13	G2
15	-
17	-
19	-
21	-
23	-
25	-
27	-
29	-
31	-
33	-
35	-
37	-
39	V+80
41	-
43	GND

N2B

DPb	1	2	V-6
nKSUB	3	4	nKDP
nKM1	5	6	nKCHS
nKM2	7	8	nKNP
nKM3	9	10	nKF8
nKM4	11	12	nKF1
nKMUL	13	14	nKF4
nKDIV	15	16	nKF2
nKAC	17	18	nKFP
nKKC	19	20	PORAC
nKSQR	21	22	nPREXEC
nW1	23	24	U=STPEND
POR	25	26	nPRENB (not used)
nW2	27	28	DPINCA
nW4	29	30	DPINCB
nW8	31	32	-
U=13	33	34	ST
ST3	35	36	-
DP=0	37	38	-
ARCYINJ3	39	40	-
DP=7+15	41	42	-
GND	43	44	GND

N3B

1	V-6
3	U=MEM4
5	DP=7+15
7	S1
9	U=SQRRT
11	U=MEM3
13	UMAS
15	UDAS
17	UFCTREQST
19	M2MEM
21	U=MEM1
23	M3ACC
25	M3MEM
27	M4MEM
29	U=DIV
31	U=MUL
33	nU=MEM2
35	nMEMACC
37	U=MEMGET
39	U=MEMSAVE
41	U=MEMACC
43	GND

N4B

1	V-6
3	UDAS
5	ST1
7	ST22
9	U=13
11	nC
13	U=MEMSAVE
15	U=MUL
17	ST28
19	ST6+10
21	ST25
23	ST13
25	ST14
27	nSNXT2
29	nSNXT4
31	DP=0
33	nSNXT3
35	nSNXT1
37	nSNXT5
39	-
41	-
43	GND

N5B

1	V-6
3	ST9
5	ST1
7	ST3
9	DGT16
11	U=13
13	DGTCLK
15	nSNXT4
17	nSTYFIRST
19	U=SQRRT
21	nST3
23	DPINCA
25	nSNXT5
27	GR
29	DP=0
31	nGR
33	CITSUB
35	nSTM2FORV
37	nBLDFIVE
39	ST6+10
41	n(TEND+PORC)
43	GND

Casio AL-1000 Calculator

Section: Connectors 1-5

Page: 25

Rendition: 2015 Mar 13

Note: Bold-faced expressions are signal source.

N6A				N7A				N8A				N9A				N10A			
nS1	1	2	V+12	-	1	2	V+12	U=END	1	2	V+12	(V+12)	1	2	V+12	1	V+12		
S1	3	4	nDGT1	A8	3	4	nKDP	n(AC+PORC)	3	4	nULDINSTR	RSP2H	3	4	MX5	3	nW0		
nS2	5	6	POR	(nB8)	5	6	ACLR	nPRSEL2	5	6	nALDMINH	RSP2L	5	6	MX3	5	-		
nS3	7	8	n(AC+PORC)	ALDDP	7	8	BCLR	nPWSEL2	7	8	ARCYINJ1	RSP1H	7	8	MX1	7	nG2		
nG1	9	10	nSTDPONLY	nMSENSE8	9	10	ALDKNCLK	nPA	9	10	RETLAMP	RSP1L	9	10	MX12	9	-		
nG2	11	12	UFCTREQST	-	11	12	nKN8	nPWENB	11	12	nPB	RSM4L	11	12	MX14	11	W0		
G2	13	14	TEND	A4	13	14	nALDMENB	TC	13	14	DP=0	RSM3L	13	14	MX13	13	nMSENSE1		
nGR	15	16	S2	A2	15	16	nKR8	DGTCLK	15	16	nTD	RSM2H	15	16	MX11	15	nMSENSE8		
CARNOA	17	18	PORAC	ARCYINJ3	17	18	nKN4	ALDDP	17	18	W0	MY4	17	18	nG2	17	MY2		
ARCYENB	19	20	-	-	19	20	nMSENSE4	-	19	20	G1	MY5	19	20	DGT8.16	19	MY1		
TSNML2	21	22	PORC	-	21	22	nBLDMENB	-	21	22	QT	MY6	21	22	DGT7.15	21	MY4		
DPINCB	23	24	G1	-	23	24	nKR4	-	23	24	PRENB	MY7	23	24	DGT6.14	23	MY3		
-	25	26	GND	-	25	26	ARCYINJ1	nMB8	25	26	nSTYFIRST	MY8	25	26	DGT5.13	25	MY6		
nALDMINH	27	28	FDP	-	27	28	nKN2	MB8	27	28	S2	MY1	27	28	-	27	MY5		
nSTALNOMEM	29	30	STSHIFT	(nA1)	29	30	nMSENSE2	U=MEM1	29	30	U=MEM	MY2	29	30	-	29	MY8		
nST16	31	32	nST28	A1	31	32	nKR2	nTSIDLE	31	32	nSTM2FORY	MY3	31	32	-	31	MY7		
GR	33	34	DGT1	nCARSUB	33	34	-	RSYH	33	34	nU=MEM2	-	33	34	-	33	MX1		
TB	35	36	CITSUB	A8A4	35	36	nKN1	RSYL	35	36	nSTDGTDOWN	-	35	36	-	35	MX3		
nSTEND	37	38	ARCYINJ2	ARCYENB	37	38	nMSENSE1	DGT1	37	38	U=MEM3	-	37	38	-	37	MX5		
nTD	39	40	nCARSUB	CARNOBC	39	40	BLDKRCLK	nDGT1	39	40	U=MEM4	-	39	40	-	39	MX7		
TC	41	42	CARNOBC	-	41	42	nBLDFIVE	DGT2	41	42	RSM2L	-	41	42	-	41	MX9		
-	43	44	nALDMENB	-	43	44	nKR1	DGT8.16	43	44	V+20	(V+20)	43	44	V+20	43	V+20		

N6B				N7B				N8B				N9B				N10B			
1	V-6			1	V-6			1	V-6			1	-			1	V-6		
3	nBLDMENB			3	CARNOA			3	RSM2H			3	RSM2L			3	MX11		
5	ACLR			5	nTRUNC			5	RSM3L			5	RSM1H			5	MX13		
7	BCLR			7	ST16			7	RSP2L			7	RSM1L			7	CORENEUTRAL		
9	nST3			9	DGT2			9	RSP2H			9	RSYL			9	MX14		
11	TSNML			11	F54			11	RSP1L			11	RSYH			11	MX12		
13	nPREXEC			13	ARCYINJ2			13	RSP1H			13	RSXH			13	MX10		
15	nSTFLIPRADP			15	nW1			15	RSM4L			15	RSXL			15	MX8		
17	nSTDGTINC			17	DGT16			17	RSM1H			17	DGT4.12			17	MX6		
19	DGTCLK			19	- (pre-norm carry)			19	RSM1L			19	DGT3.11			19	MX4		
21	QT			21	ST3			21	RSXH			21	DGT2.10			21	MX2		
23	CYCLK			23	UMAS			23	RSXL			23	DGT1.9			23	nW1		
25	ALDKNCLK			25	S1			25	DGT7.15			25	nG1			25	nW8		
27	nTSIDLE			27	CYCLK			27	DGT6.14			27	CORENEUTRAL			27	nW4		
29	ST2DGT			29	nW2			29	DGT3.11			29	MX2			29	nW2		
31	PRENB			31	nPA			31	DGT2.10			31	MX4			31	nG1		
33	ST			33	nDGT1			33	DGT1.9			33	MX8			33	nMSENSE4		
35	FN			35	nW4			35	DGT4.12			35	MX6			35	nMSENSE2		
37	DGT2			37	nW8			37	DGT5.13			37	MX10			37	F54		
39	nKNP			39	C			39	DGT16			39	MX9			39	ST26		
41	nKFP			41	nC			41	S1			41	MX7			41	BLDKRCLK		
43	GND			43	GND			43	GND			43	GND			43	GND		

Casio AL-1000 Calculator

Section: Connectors 6-10

Page: 26

Rendition: 2015 Mar 13

Note: Bold-faced expressions are signal source.