

IME 84 Calculator

Schematic

Contents	
Section	Page
Title & Contents (this page)	1
Notes	2
Block Diagram	3
Timing - Master Clock, M & A Cycle Counters	4
Timing - Digit Counter	5
Keyboard - Operations	6
Keyboard - Numerals & Register Select	7
Control - Sequencer	8
Control - Synchronised Processing	9
Control - Register Controls & Shift Logic	10
Arithmetic	11
Register Decades	12
Register Core Matrix & Drivers	13
Counter Modules & Display Selector	14
Display	15
DP Counters	16
Power Supply	17
Timing Graph	18
Timing Graph - Division	19
Modules - Gates	20
Modules - Pulsers, Buffers & Inverters	21
Modules - Flip-Flops	22
Connectors N1::N17	23
Connectors N18::N32	24
Connectors NK, NN, NP & Board List	25
Signal Names	26

IME 84 Calculator





Section: Title & Contents

Page: 1

Rendition: Mar 29, 2026









This schematic has been derived through reverse engineering.
This is not the manufacturer's schematic.


Notes

- ◆ Gate symbols and signal names are presented in accordance with:
 - logic 0 = 0V, GND
 - logic 1 = -12V
- ◆ The symbol  denotes a physical connector pin. *bb*=board, *pp*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- ◆  Arrows indicate direction of signal or energy flow.
- ◆ The symbol  with no label denotes -12V.
- ◆ The symbol  with no label denotes +4.5V.
- ◆ These drawings are based on three sources:
 - Redrawing and interpretation to logic of the reverse-engineered discrete-component schematic produced by K. Krause in 1986-7.
 - Photos and examination of Unit 1.8400903 by J.Ongena.
 - Board photos of a unit, from DoPecc.

Revision Log


- ◆ 2025 Sep: Initial drawing / bhilpert.





*ØM capacitors:
 K87: Both 200p.
 #903, DOPH: T25.4.C=1n, T25.5.C=2n

IME 84 Calculator



Major-minor Decoding

2 • (1-of-4)


	a	b	c	d
A	0	1	2	3
B	4	5	6	7
C	8	9	10	11
D	12	13	14	15

IME 84 Calculator

Section: Timing - Digit Counter

Page: 5


Rendition: Mar 29, 2026




- SD: MOD2025.12
Modification to clear RA for division and exponentiation (KKn(K)).
- 68K R: MOD2026.01
Adjust KKn~ pulse margins.

• KCLR_RK~ is a 0-pulse of ~ 28mS.

• Keyboard daughter board appears to be a modification to the initial design. With the daughter board these diodes are inactive:






IME 84 Calculator

Section: Keyboard - Numerals & Register-Select

Page: 7

Rendition: Mar 29, 2026



Sequences

Initiator	Triggered Pulsers					
KMUL:	3.3	5.1	8.4	(2.2)		
KTOT(NEG):	8.1	1.3	2.1	7.1		
KR(A):	8.6	H1	1.2	2.1	3.1	
KR(B):	8.6	H1	5.3	2.3	3.1	
KNn (K):	3.2	5.2	4.1	8.3	H2	6.2
KNn (A):	8.5	H2	1.1	2.1	6.1	
KIM(K):	9.1	10.1	8.2			
KRM(K):	10.2					
KRM(K):	8 via 10.2		\$10.3			


- \$10.3: MOD2026.02
Modification to clear RK for Recall-Memory.
- #903: Pulser 2.2 is absent. RA is not pre-cleared.
- K87: PL 91 & 102 are both type e.
DOPH: PL 91 is type c while PL 102 is type e.

Actions

	Mono	Period	Action	Description
FSM1:	24mS		RK <=> RA	Enable transfer RK & RA
FSM2:	5mS		0 => RA	Clear decade RAD
FSM3:	5mS		0 => RB	Clear decades RBD & RBX
			Select RK if KR	Pulse KRK if KR
FSM4:	24mS		RA <=> RB	Enable transfer RA & RB
FSM5:	24mS		RK <=> RB	Enable transfer RK & RB
FSM6:	5mS		Trigger Multiply	Pulse KME
FSM7:	18mS		Trigger Subtract	Pulse KSUB
			Suppress RM Incr.	
FSM8:	5mS		0 => RK	Clear decades RKD & RKX
FSM9:	5mS		0 => RM	Clear decade RMD
FSM10:	24mS		RK <=> RM	Enable transfer RK & RM

Sequencing Matrix Connections

Source Outputs	Destination Pulsers										H	
	1	2	3	4	5	6	7	8	9	10		
KMUL~												
KTOT~	G						G	T				
KR~												G
KNn~			G	T	G	G			T			G
KIM~								G		T	G	
KRM~											T	G
RSEL_K~				G			G			G	G	
RSEL_A~	G	G							G			
RSEL_B~						G						
NEG~								G				
FSM1			T									
FSM2												
FSM3				T								
FSM4										T		
FSM5						T				T		
FSM8		T										
FSM9											T	
FSM10									T			
H1		T					T					
H2	T											




*FPSYNC - SG~: Additional 47K to V~.

*FPWORK - B22: Diode for this Set input is on board 22.

*FPML - SE~: Additional 22K to V~.




*FPDV2 - B29: Diode for this Reset input is on board 29.




IME 84 Calculator

Section: Control - Register Controls & Shift Logic


Page: 10 Rendition: Mar 29, 2026





*FDK15Z - B28: Diode for this Set input is on board 28.
 *FDK15Z - SE~: Board layed out for SE~, but in DOPH: Ck=2n, 4K7 to GND, 22K to V-





IME 84 Calculator








MD	+5	+6	+7	+8
0	T16.5	T16.6	T16.7	T16.8
1	T16.9	T16.10	T16.11	T16.12
2	T16.13	T16.14	T16.15	T16.16
3	T16.17	T16.18	T16.19	T16.20
4	T15.5	T15.6	T15.7	T15.8
5	T15.9	T15.10	T15.11	T15.12
6	T15.13	T15.14	T15.15	T15.16
7	T15.17	T15.18	T15.19	T15.20
8	T14.5	T14.6	T14.7	T14.8
9	T14.9	T14.10	T14.11	T14.12
10	T14.13	T14.14	T14.15	T14.16
11	T14.17	T14.18	T14.19	T14.20
12	T13.5	T13.6	T13.7	T13.8
13	T13.9	T13.10	T13.11	T13.12
14	T13.13	T13.14	T13.15	T13.16
15	T13.17	T13.18	T13.19	T13.20



MR	+1	+2	+3	+4
K1	T11.1	T11.2	T11.3	T11.4
K2	T11.5	T11.6	T11.7	T11.8
K4	T11.9	T11.10	T11.11	T11.12
K8	T11.13	T11.14	T11.15	T11.16
B1	T10.1	T10.2	T10.3	T10.4
B2	T10.5	T10.6	T10.7	T10.8
B4	T10.9	T10.10	T10.11	T10.12
B8	T10.13	T10.14	T10.15	T10.16
A1	T9.1	T9.2	T9.3	T9.4
A2	T9.5	T9.6	T9.7	T9.8
A4	T9.9	T9.10	T9.11	T9.12
A8	T9.13	T9.14	T9.15	T9.16
M1	T8.1	T8.2	T8.3	T8.4
M2	T8.5	T8.6	T8.7	T8.8
M4	T8.9	T8.10	T8.11	T8.12
M8	T8.13	T8.14	T8.15	T8.16






IME 84 Calculator


Section: Counter Modules & Display Selector

Page: 14


Rendition: Mar 29, 2026



IME 84 Calculator




N30.Z: MOD2025.11
 Modification to allow the DP to be set & fixed
 for the duration of a summation.





- The diagram shows the transition from a normal number cycle to an arithmetic number cycle such as occurs when FPWORK asserts for an ADD or SUBTRACT procedure.
- Unit 1.8400903: ØM = 18.9 KHz

 Pulsar-generated pulse (RC)



- Division example with a 4-digit divisor, and for which the first digit of the quotient will be 1.


AND-Form Gates





$$R = t \cdot 1000$$

If $t=0$, no resistor is present.

AND-Form with pull-up as input:




OR-Form Gates




$$R = t \cdot 1000$$

If $t=0$, no resistor is present.

Wired Inputs (AND-form example)




Distributed Gates (OR-form example)



The perpendicular output line on a gate symbol indicates this is part of a distributed gate.

One of the contributors provides the load R while the others are (typically) type-0 (no load R).

Distributed Gate Separated on Pages (-logic OR example)



This gate has 6 inputs in total.

The black tab symbol indicates this circuit electrically has multiple sources.

Gate Identification

Gates are identified with a label of the form:

$bb\ gg - t$
or $bb . tt\ gg - t$

where:

bb = board [1::34]
 tt = transistor number in PCB foil
 gg = gate type
 t = optional type variation

$gg = A$ AND
R OR
Nv NOT
Nd NOT with diode & Rh
Ne NOT with delay cap on base
BF buffer
PL pulse 0 on 0-edge
PH pulse 1 on 0-edge
PH+ like PH but swings down to + for FF-RB inputs

• Logic 0, F = 0V, GND
Logic 1, T = -12V


IME 84 Calculator

Section: Modules - Gates

Page: 20


Rendition: Mar 29, 2026

Pulsers




t	Cp	Rg	Rb
a	10n	6K8	-
c	10n	22K	-
d	10n	22K	47K
e	10n	22K	22K
f	10n	10K	-
g	10n	47K	-
p	5n	4K7	-
r	5n	10K	-
s	5n	15K	-
v	5n	-	6K8
w	5n	-	10K
y	10n	-	4K7

If the gate input is not present on a symbol instance, Rg is grounded (always enabled).




bb.tt	Rg	Cp	Rb	RL
25.12	-	2n	4K7	2K2
25.14	-	72n	4K7	2K2
25.15	-	5n	4K7	2K2




bb.tt	Rb	Cp	RL
30.2	33K	10n	2K2
31.1	33K	10n	1K5

Buffers




bb.tt	RE
18.1	220
18.15	337330



bb.tt	Re
22.12	3K3


Inverters



bb.tt	Rh	Ri	Rb	RL	Cl
2.9	-	4K7	15K	4K7	1n
3.9	-	4K7	15K	4K7	1n
4.9	-	4K7	15K	4K7	1n
5.9	-	4K7	15K	4K7	1n
6.9	-	4K7	15K	4K7	1n
7.1	6K8	4K7	15K	3K3	1n
7.2	-	4K7	15K	3K3	1n
17.9	6K8	4K7	15K	2K2	-
18.4	-	4K7	15K	2K2	500p
18.9	-	6K8	15K	2K2	1n
18.12	-	4K7	15K	2K2	500p
18.13	2K2	3K3	10K	-	-
18.14	2K2	3K3	10K	-	-
19.9	2K2	3K3	10K	-	-
19.10	2K2	3K3	10K	-	-
19.11	2K2	3K3	10K	-	-
19.12	2K2	3K3	10K	-	-
20.1	-	4K7	15K	2K2	5n
20.4	-	4K7	15K	2K2	500p
20.5	-	4K7	15K	2K2	500p
20.8	-	4K7	15K	2K2	10n
20.9	-	4K7	15K	2K2	500p
21.7	-	4K7	15K	2K2	500p
21.8	-	4K7	15K	2K2	500p
22.1	-	4K7	15K	2K2	-
22.4	-	6K8	15K	2K2	500p
22.11	-	4K7	15K	2K2	500p
24.9	6K8	4K7	15K	2K2	470p
24.12	6K8	4K7	15K	2K2	470p
24.13	-	4K7	15K	2K2	470p
24.14	-	4K7	15K	2K2	-
25.1	6K8	4K7	15K	2K2	500p
25.13	2K2	15K	15K	2K2	-
30.13	-	22K	15K	2K2	-

Ne Special:
22.4: 2n capacitor base-GND
24.14: 1n capacitor base-GND


Monostable Flip-flops



MONO	Cm	Rm	mS
#903:			
FSM1	470n	68K	24
FSM2	100n	68K	5
FSM3	100n	68K	-
FSM4	470n	68K	-
FSM5	470n	68K	-
FSM6	100n	68K	-
FSM7	220n	100K	18
FSM8	100n	68K	5
FSM9	100n	68K	-
FSM10	470n	68K	-
DOPH:			
FSM6	"	33K	-
FSM7	470n	47K	-

FSM7: MOD196X.A
Stabilise FSM7 by changing RC values per DOPH above.

Register Transfer Gate Circuit



IME 84 Calculator


Section: Modules - Pulsers, Buffers & Inverters

Page: 21


Rendition: Mar 29, 2026

Flip-Flops


Flip-Flop Base









in are input options.
q & *q~* are transistor numbers in PCB foil.



Input Options Level-Set



Input Options Edge-Triggered



Base Component Values

Flip-Flop	RL	Rf	Cf	Rb	Flip-Flop	RL	Rf	Cf	Rb
Timing					Control				
F0A	1K	6K8	500p	22K	FPSYNC	2K2	6K8	??	22K
F0A1,2,4,8	2K2	10K	500p	22K	FPWORK	2K2	6K8	500p	22K
F0C1,2	680	6K8	500p	22K	FPAS	2K2	6K8	-	22K
F0D1,2,4,8	2K2	4.7K	1n	15K	FPML	2K2	6K8	500p	22K
F0N	2K2	4.7K	500p	22K	FPDV1	2K2	6K8	500p	22K
Registers					FPDV2				
FRS1,2	2K2	6K8	5n	22K	FPQ1	2K2	6K8	5n	22K
FRKD1,2,4,8	2K2	10K	470p	22K	FPQ2	2K2	6K8	500p	22K
FRKX1,2,4,8	2K2	10K	470p	22K	FSHLF	2K2	6K8	5n	22K
FRBD1,2,4,8	2K2	10K	470p	22K	FNEG	2K2	6K8	500p	22K
FRBX1,2,4,8	2K2	10K	470p	22K	FNEGH	2K2	6K8	*	22K
FRAD1,2,4,8	2K2	10K	470p	22K	FOVF	2K2	6K8	500p	22K
FRMD1,2,4,8	2K2	10K	470p	22K	Control Counters				
FBXLD	2K2	6K8	500p	22K	FPL1,2,4,8	2K2	10K	500p	22K
Arithmetic					FMS1,2,4,8				
FSUB	2K2	6K8	-	22K	FD11,2,4,8	2K2	10K	500p	22K
FCYIN	2K2	6K8	500p	22K	DP Counters				
FRKR	2K2	6K8	500p	22K	FDPK1,2,4,8	2K2	10K	500p	22K
FRACY	2K2	6K8	500p	22K	F DPR1,2,4,8	2K2	10K	500p	22K
FRMCY	2K2	6K8	500p	22K	FDPKE	2K2	22K	500p	22K
FNINC	2K2	6K8	500p	22K	F DPRD	2K2	10K	-	22K
FMBXR	2K2	6K8	500p	22K					
FDK15Z	2K2	6K8	-	22K					
FDA15R	2K2	6K8	500p	22K					

*FNEGH: In DOPH,
Cf(Q.C)=500p
Cf(Q~.C)=5n

Input Component Value Codes

SG,RG : - cRC cRC -> Ck,Rg
SE,RE : - cRC cRC -> Ck,Rg
T : - cRC cRC -> Ct,Rt
TG : - gcRC tcRC gcRC -> Ck,Rg; tcRC -> Ct,Rt

cRC	R	C
a	3K3	470p
d	15K	470p
u	10K	220p
k	3K3	1n
m	4K7	1n
n	6K8	1n
p	10K	1n
s	22K	1n
f	4K7	5n
g	6K8	5n
h	15K	5n
w	4K7	2n
x	6K8	2n
y	10K	2n

IME 84 Calculator

N17		N16		N15		N14		N13	
A	-	A	-	A	-	A	-	A	-
B	ØDd	B	ØDA	B	ØDB	B	ØDC	B	ØDD
C	ØDc	C	ØDd	C	ØDc	C	ØDd	C	ØDd
D	ØDb	D	ØDc	D	ØDc	D	ØDc	D	ØDc
E	ØDa	E	ØDb	E	ØDb	E	ØDb	E	ØDb
F	ØDA	F	ØDa	F	ØDa	F	ØDa	F	ØDa
H	ØDB	H	ØWp	H	ØWp	H	ØWp	H	ØWp
J	ØDC	J	ØRp	J	ØRp	J	ØRp	J	ØRp
K	ØDD	K	ØX	K	ØX	K	ØX	K	ØX
L	ØD0	L	NXA3	L	NXA7	L	NXA11	L	NXA15
M	ØD15	M	NXA2	M	NXA6	M	NXA10	M	NXA14
N	V-12	N	V-12	N	V-12	N	V-12	N	V-12
P	GND	P	GND	P	GND	P	GND	P	GND
R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5
S	DA15RE	S	V-4.5	S	V-4.5	S	V-4.5	S	V-4.5
T	FPQ2	T	V+100	T	V+100	T	V+100	T	V+100
U	FPQ1~	U	NXA1	U	NXA5	U	NXA9	U	NXA13
V	ØD	V	NXA0	V	NXA4	V	NXA8	V	NXA12
W	ØN~	W	MD0	W	MD4	W	MD8	W	MD12
X	-	X	MD1	X	MD5	X	MD9	X	MD13
Y	-	Y	MD2	Y	MD6	Y	MD10	Y	MD14
Z	-	Z	MD3	Z	MD7	Z	MD11	Z	MD15

N12		N11		N10		N09		N08		N07		N06		N05		N04		N03		N02		N01	
A	-	A	-	A	-	A	-	A	-	A	-	A	-	A	-	A	-	A	-	A	-	A	-
B	RK_W8	B	RB_W8	B	RB_W8	B	RA_W8	B	RM_W8	B	RK_W8	B	RK_W8	B	RB_W8	B	RB_W8	B	RA_W8	B	RM_W8	B	RM_W8
C	RK_W4	C	RB_W4	C	RB_W4	C	RA_W4	C	RM_W4	C	RK_W4	C	RK_W4	C	RB_W4	C	RB_W4	C	RA_W4	C	RM_W4	C	RM_W4
D	RK_W2	D	RB_W2	D	RB_W2	D	RA_W2	D	RM_W2	D	RK_W2	D	RK_W2	D	RB_W2	D	RB_W2	D	RA_W2	D	RM_W2	D	RM_W2
E	RK_W1	E	RB_W1	E	RB_W1	E	RA_W1	E	RM_W1	E	RK_W1	E	RK_W1	E	RB_W1	E	RB_W1	E	RA_W1	E	RM_W1	E	RM_W1
F	ØWp	F	ØWp	F	ØWp	F	ØWp	F	ØWp	F	ØDp	F	RKD_WEN	F	RBX_WEN	F	RBD_WEN	F	RAD_WEN	F	RMD_WEN	F	RMD_WEN
H	RK_S8~	H	RB_S8~	H	RB_S8~	H	RA_S8~	H	RM_S8~	H	KN8~	H	RKD_PLD1~	H	RBX_PLD1~	H	RBD_PLD1~	H	RAD_PLD1~	H	RMD_PLD1~	H	RMD_PLD1~
J	RK_S4~	J	RB_S4~	J	RB_S4~	J	RA_S4~	J	RM_S4~	J	KN4~	J	ØDp	J	ØDp	J	ØDp	J	ØDp	J	ØDp	J	ØDp
K	RK_S2~	K	RB_S2~	K	RB_S2~	K	RA_S2~	K	RM_S2~	K	KN2~	K	RKD_ROLL	K	RBX_ROLL	K	{RBD_ROLL}	K	RAD_ROLL	K	RMD_ROLL	K	RMD_ROLL
L	RK_S1~	L	RB_S1~	L	RB_S1~	L	RA_S1~	L	RM_S1~	L	KN1~	L	ØA10	L	RBX_INC~	L	{RBD_INC~}	L	RA_INC~	L	RM_INC~	L	RM_INC~
M	ØD~	M	ØD~	M	ØD~	M	ØD~	M	ØD~	M	RKD_PLD1~	M	RKD_PLD2~	M	RBX_PLD2~	M	RBD_PLD2~	M	RAD_PLD2~	M	RMD_PLD2~	M	RMD_PLD2~
N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12	N	V-12
P	GND	P	GND	P	GND	P	GND	P	GND	P	GND	P	GND	P	GND	P	GND	P	GND	P	GND	P	GND
R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5	R	V+4.5
S	V-4.5	S	V-4.5	S	V-4.5	S	V-4.5	S	V-4.5	S	RKX_CLR~	S	RKD_CLR~	S	RBX_CLR~	S	RBD_CLR~	S	RAD_CLR~	S	RMD_CLR~	S	RMD_CLR~
T	MRK1	T	MRB1	T	MRB1	T	MRA1	T	MRM1	T	RK_S1~	T	RK_S1~	T	RB_S1~	T	RB_S1~	T	RA_S1~	T	RM_S1~	T	RM_S1~
U	MRK2	U	MRB2	U	MRB2	U	MRA2	U	MRM2	U	RK_S2~	U	RK_S2~	U	RB_S2~	U	RB_S2~	U	RA_S2~	U	RM_S2~	U	RM_S2~
V	MRK4	V	MRB4	V	MRB4	V	MRA4	V	MRM4	V	RK_S4~	V	RK_S4~	V	RB_S4~	V	RB_S4~	V	RA_S4~	V	RM_S4~	V	RM_S4~
W	MRK8	W	MRB8	W	MRB8	W	MRA8	W	MRM8	W	RK_S8~	W	RK_S8~	W	RB_S8~	W	RB_S8~	W	RA_S8~	W	RM_S8~	W	RM_S8~
X	(V-c)	X	-	X	-	X	-	X	-	X	-	X	-	X	-	X	-	X	-	X	-	X	-
Y	(MTEMP)	Y	-	Y	-	Y	-	Y	-	Y	-	Y	-	Y	-	Y	-	Y	-	Y	-	Y	-
Z	-	Z	-	Z	-	Z	-	Z	-	Z	-	Z	-	Z	-	Z	-	Z	-	Z	-	Z	-

IME 84 Calculator

EMPTY

EMPTY

N32

A	-
B	NXK0
C	NXK1
D	NXK2
E	NXK3
F	NXK4
H	NXK5
J	NXK6
K	NXK7
L	NXK8
M	NXK9
N	V-12
P	GND
R	V+4.5
S	V-100
T	DD1
U	DD2
V	DD4
W	DD8
X	-
Y	-
Z	-

N31

A	-
B	DDP8
C	DDP4
D	DDP2
E	DDP1
F	RSEL_K~
H	DPINC~
J	DPRDR~
K	ØN
L	KDIV~
M	KC~
N	V-12
P	GND
R	V+4.5
S	-
T	DD1
U	DD2
V	DD4
W	DD8
X	-
Y	-
Z	-

N30

A	KMUL~
B	DDP8
C	DDP4
D	DDP2
E	DDP1
F	RSEL_K
H	DPINC~
J	DPRDR~
K	ØN
L	KDIV~
M	KC~
N	V-12
P	GND
R	V+4.5
S	V+100
T	KP~
U	KNML~
V	KR~
W	NXADP
X	-
Y	ØD
Z	-

N29

A	-
B	RK_W4
C	RK_W8
D	-
E	-
F	RKWZ~
H	-
J	-
K	PLEND~
L	PLINC~
M	DA15RE
N	V-12
P	GND
R	V+4.5
S	FØA8
T	KC~
U	ØA10
V	-
W	FPDV2
X	-
Y	{KC~(29)}
Z	-

N28

A	-
B	RK_W1
C	RK_W2
D	-
E	-
F	RKWZ~
H	-
J	-
K	D1CEND~
L	D1CINC~
M	-
N	V-12
P	GND
R	V+4.5
S	MSCEND~
T	KC~
U	MSCINC~
V	-
W	FDK15Z
X	-
Y	{KC~(28)}
Z	-

N22

A	FDK15Za~
B	D1CINC~
C	PLEND~
D	D1CEND~
E	FPWORK~
F	KOPDE~
H	FPDV2
J	RKWZ~
K	ØD15
L	ØN
M	RAD_ROLL
N	V-12
P	GND
R	V+4.5
S	DA15RE
T	FDA15R~
U	FDK15Z
V	FPDV2~
W	PLINC~
X	-
Y	-
Z	-

N21

A	KC~
B	SHØB1K
C	FPQ1~
D	FPML
E	FPQ2
F	FPQ2~
H	PLEND~
J	KOPME~
K	ØN
L	FPDV2
M	FDA15R~
N	V-12
P	GND
R	V+4.5
S	RBX_INC~
T	MSCINC~
U	MSCEND~
V	FPML~
W	SHIFTa
X	-
Y	-
Z	-

N20

A	FDK15Z
B	SYNC~
C	FPML~
D	FPQ2
E	FPDV2~
F	FPDV2
H	FPWORK
J	FPML
K	FPQ1~
L	ØN
M	FPQ2~
N	V-12
P	GND
R	V+4.5
S	RA_INC~
T	RBX_ROLL
U	A_START~
V	MSCINC~
W	RBX_PLD2~
X	ØD0
Y	#33
Z	PLINC~

N19

A	KASD~
B	KCLR_RK~
C	RSEL_K~
D	RSEL_B~
E	RSEL_A~
F	RSEL_M~
H	FPWORK~
J	RSEL_K
K	RSEL_B
L	RSEL_A
M	RSEL_M
N	V-12
P	GND
R	V+4.5
S	KRK~
T	KRB~
U	KRA~
V	KRM~
W	FPDV2~
X	FPQ1~
Y	#33
Z	RBX_CLR~

N18

A	OVF~
B	NEG~
C	ØD15
D	ØA
E	FPDV2~
F	FSUB
H	ØA~
J	ØN
K	FSUB~
L	KR~
M	RAD_ROLL
N	V-12
P	GND
R	V+4.5
S	RM_INC~
T	MF_N
U	RM_INCa~
V	FSM7a~
W	FPWORK~
X	FCYIN
Y	ØD0
Z	ØN~

N27

A	-
B	KRM~
C	NEG~
D	KCLR_RK~
E	TFR_RK~
F	FSM2
H	FSM8
J	FSM1p~
K	KTOT~
L	FSM8p~
M	KIM~
N	V-12
P	GND
R	V+4.5
S	RKX_CLR~
T	RSEL_K~
U	RKD_CLR~
V	RMD_CLR~
W	TFR_RM~
X	FSM7a~
Y	KME~
Z	FSM6p~

N26

A	TFR_RB~
B	RBD_CLR~
C	TFR_RA~
D	RAD_CLR~
E	TFR_RK~
F	FSM2
H	FSM8
J	FSM1p~
K	FDK15Za~
L	FSM8p~
M	RBX_CLR~
N	V-12
P	GND
R	V+4.5
S	RSEL_A~
T	RSEL_K~
U	KMUL~
V	KR~
W	RSEL_B~
X	KNn~
Y	KRK~
Z	FSM6p~

N25

A	-
B	ØDp
C	ØRp
D	ØX
E	ØWp
F	ØD0
H	A_START~
J	FØA8
K	ØA10
L	ØN
M	ØD
N	V-12
P	GND
R	V+4.5
S	ØA
T	-
U	ØN~
V	ØA~
W	ØD~
X	-
Y	-
Z	-

N24

A	-
B	RKDW,XR~
C	RBDW,XR~
D	SHØB1K
E	SHIFTa
F	RBXW,DR~
H	RKDR~
J	#33
K	A_START~
L	ØD~
M	KOPAS~
N	V-12
P	GND
R	V+4.5
S	KOP~
T	SYNC~
U	KN~
V	FPWORK~
W	FPWORK
X	KNML~
Y	-
Z	KC~

N23

A	FSUB~
B	ØD0
C	ØA10
D	A_SETADD~
E	A_SETSUB~
F	RA_INC~
H	RM_INCa~
J	FPWORK
K	ØN~
L	A_START~
M	FCYIN
N	V-12
P	GND
R	V+4.5
S	-
T	ØA~
U	RAD_ROLL
V	RMD_ROLL
W	RKD_ROLL
X	FSUB
Y	MF_FCT
Z	MF_GT

IME 84 Calculator

N1	NK	NN	NP
1 RK_S1~	1 KN1~	1 NXADP	V-12 1
2 RB_S1~	2 KN2~	2 NXX6	V-4.5 2 9 MTEMP
3 RK_S2~	3 KN4~	3 NEG~	V-100 3 10 -
4 RB_S2~	4 KN8~	4 V-12	V+4.5 4 11 -
5 RK_S4~	5 KN~	5 NXX5	V+100 5 12 GND
6 RB_S4~	6 KP~	6 NXX7	V-2.6 6 13 GND
7 RK_S8~	7 RMD_CLR~	7 NXX4	LINE1 7 14 LINE2
8 RB_S8~	8 RBD_CLR~	8 NXX8	LINE1 8 15 LINE2
9 DD8	9 RBX_CLR~	9 NXX3	
10 DD4	10 RAD_CLR~	10 NXX9	
11 DD2	11 KC~	11 NXX2	
12 DD1	12 RKD_CLR~	12 NXX1	
13 RSEL_B	13 RKX_CLR~	13 NXX0	
14 RSEL_K	14 KRK~	14 NXA0	
15 RSEL_A	15 A_SETADD~	15 NXA1	
16 RSEL_M	16 FPQ1~	16 NXA2	
17 RK_W1	17 FPDV2~	17 NXA3	
18 RB_W1	18 FPQ2	18 NXA4	
19 RA_W1	19 FSM7a~	19 NXA5	
20 RM_W1	20 KOPAS~	20 NXA6	
21 RK_W2	21 KOP~	21 NXA7	
22 RB_W2	22 KASD~	22 NXA8	
23 RA_W2	23 KR~	23 NXA9	
24 RM_W2	24 A_SETSUB~	24 NXA10	
25 RK_W4	25 KDIV~	25 NXA11	
26 RB_W4	26 TFR_RK~	26 NXA12	
27 RA_W4	27 TFR_RA~	27 NXA13	
28 RM_W4	28 RSEL_A~	28 NXA14	
29 RK_W8	29 KTOT~	29 NXA15	
30 RB_W8	30 RSEL_K~	30 OVF~	
31 RA_W8	31 KRA~	31 V-12	
32 RM_W8	32 MF_N		
33 V-12	33 MF_FCT		
34 GND	34 MF_GT		
35 RM_S8~	35 KOPDE~		
36 RA_S8~	36 KOPME~		
37 RM_S4~	37 GND		
38 RA_S4~	38 V-12		
39 RM_S2~	39 KRB~		
40 RA_S2~	40 KRM~		
41 RM_S1~	41 KMUL~		
42 RA_S1~	42 KNn~		
43 TFR_RM~	43 KRM~		
44 TFR_RA~	44 KIM~		
45 TFR_RB~	45 RSEL_M~		
46 TFR_RK~	46 RSEL_B~		

Board Types & Contents

Board	Type	Content	Transistors	Diodes
1	64	transfer gates, display select	0	64
2	66	RM decade counter	9	32
3	66	RA decade counter	9	32
4	66	RB decade counter	9	32
5	66	RBX decade counter	9	32
6	66	RK decade counter	9	32
7	68	RKX decade latch	10	27
8	70	RM core drive & sense	16	16
9	70	RA core drive & sense	16	16
10	70	RB core drive & sense	16	16
11	70	RK core drive & sense	16	16
12		core array	0	0
13	72	digits 0::3 core drive & nixie anode drive	20	44
14	72	digits 4::7 core drive & nixie anode drive	20	44
15	72	digits 8::11 core drive & nixie anode drive	20	44
16	72	digits 12::15 core drive & nixie anode drive	20	44
17	74	timing: digit counter ØDC	9	40
18	76	ctl: FOVF, FNEG, FNEGH, FNINC	15	29
19	78	current-register latch: FRS1,2	12	30
20	80	ctl: FBXLD, FMBXR	9	29
21	82	ctl: FPML, FPQ1,2	8	30
22	84	ctl: FPDV2, FPDV1, FDK15Z, FDA15R	12	21
23	86	arithmetic: FSUB, FCYIN, FRKR, FRACY, FRMCY	10	38
24	88	ctl: FPST, FPWORK, FPAS, FSHLF	14	31
25	90	timing: master clock ØM, FØA, FØC1,2	15	20
26	92	ctl: sequencer FSM1::5	10	33
27	94	ctl: sequencer FSM6::10	10	15
28	96	double counter: MSC DIV10, D1C DIV16	16	22
29	96	double counter: ØAC DIV10, PLC DIV16	16	22
30	98	DPK counter	13	31
31	100	DPR counter	11	39
32	102	nixie numeral decoder & cathode drivers	18	44
K	108	keyboard conditioning	0	48
KD	2-56-0030	keyboard daughter board	3	21
N	120	nixie display	0	0
P1	111	power supply	3	4
P4	114	power supply	4	3
chassis	-	power supply	1	4
Total:			408	1045

IME 84 Calculator

Section: Connectors N1, NK, ND, NP & Board List

Page: 25

Rendition: Mar 29, 2026

Section	Signal	Description
Timing	ØM	Master clock.
	ØWp	Core Write pulse.
	ØRp	Core Read pulse.
	ØX	Nixie ON period.
	ØA	A period of arithmetic counting within an extended digit period.
	ØA10	Sequence of 10 pulses of ØM during ØA, for arithmetic counting.
	ØD	Digit clock.
	ØDA,B,C,D	1-of-4 Major decoding of the ØD Counter.
	ØDa,b,c,d	1-of-4 minor decoding of the ØD Counter.
	ØD0	LSD digit period.
	ØD15	MSD digit period.
	ØN	A digit cycle in-between number cycles.
	Keyboard	K...
KN1,2,4,8		BCD-encoded numeral keys.
KOP...		
RSEL_r		Currently-selected register (per keyboard).
Control	FSM1..10	Sequencer State Machine outputs.
	FPSYNC	Processing Sync.
	FPWORK	Processing at work.
	FPAS	Performing Addition/Subtraction.
	FPML	Performing Multiplication.
	FPDV1	Performing Division, stage 1.
	FPDV2	Performing Division, stage 2.
	FPL1,2,4,8	Primary Loop counter for Multiplication & Division.
	FPQ1,2	Primary Loop Sequence Counter.
	FSHLF	Shifting Leap-Frog toggle.
	FBXLD	Special enable for core load into RBX.
	FMS1,2,4,8	MS Counter. During Multiplication, count additions of the multiplier to the product.
	FMBXR	During Multiplication, decade RBX Rolled over.
	FD11,2,4,8	D1 Counter. During Division, count stage 1 progress.
	FDK15Z	During Division, RK digit 15 is Zero.
	FDA15R	During Division, digit 15 of RA Rolled over.
	SHIFT	Enable logic for a register shift.

Section	Signal	Description
Registers	RK...	Keyboard entry register.
	RB...	Register for multiplier and quotient.
	RA...	Accumulator register.
	RM...	User memory register.
	RrD...	Decade counter for register.
	RrX...	Secondary decade for registers RK and RB.
	Rrd_CLR	Clear register r decade.
	Rrd_INC	Increment register decade counter.
	Rrd_PLD	Enable loading of register decade during core read (enable receipt of sense pulses).
	Rrd_WEN	Enable write to core from register decade.
Rrd_ROLL	Roll-over indication from register decade.	
	TFR_Rr~	Enable register onto transfer bus.
Arithmetic	A_START~	The -edge of this signal extends the current digit period for an arithmetic cycle.
	A_SETADD~	Select addition for following arithmetic cycles.
	A_SETSUB~	Select subtraction for following arithmetic cycles.
	FSUB	Flag indicating subtract rather than add.
	FCYIN	A brief period at the beginning of a digit period during which the register counter may be incremented for carry from the prior digit, before increments from add/subtract of the digit.
	FRKR	Roll-over flag for RK.
	FRACY	Carry flag for RA..
	FRMCY	Carry flag for RM.
	FNEG	Negative sign flag.
	FNEGH	Negative Hold flag.
FOVF	Overflow flag.	
MPPAE	Multiplication Partial Product Add Enable.	
Decimal Point	FDPK1,2,4,8	Decimal point position counter for entered number (K Register).
	FDPR1,2,4,8	DP counter for other registers.
	FDPKE	Enable FDPK counting.
	FDPKD	Count-up/down selector for FDPR counter.

IME 84 Calculator

Section: Signal Names

Page: 26

Rendition: Mar 29, 2026