

IME 86S Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes	2
Block Diagram	3
Timing	4
Digit Timing	5
Keyboard & Execution	6
Procedure Selection	7
Program Sequence Counters	8
Programs EQ/MP/DV	9
F31 &F32, Sub MP/DV	10
Programs Raise/SR, Sub SR	11
Sign Flags	12
DP Position & Tracking Counters	13
Numeral Entry & X,Y,Z Gating	14
X,Y,Z Decade Counters & Output Selector	15
Arithmetic, Overflow & Memory Sense	16
Memory Selector	17
Memory Decoders, Drivers & Core Matrix	18
Display	19
Power Supply	20
Timing Graph	21
Modules - Gates	22
Modules - Pulsers, Buffers & Inverters	23
Modules - Flip-Flops	24
Connectors N1::N17	25
Connectors N18::N34	26
Element & Signal Names	27

IME 86S Calculator


Notes

- ◆ Gate symbols and signal names are presented in accordance with:
logic 0 = 0V, GND
logic 1 = -12V
- ◆ The symbol  denotes a physical connector pin. *bb*=board, *pp*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- ◆  Arrows indicate direction of signal or energy flow.
- ◆ The symbol  with no label denotes -12V.
- ◆ The symbol  with no label denotes +6V.
- ◆ These drawings are a redrawing and interpretation to logic of the original IME discrete-component schematic, with additional information from J.Ongena from examination of Unit 51409751.
- ◆ Assorted connections to the Remote Connector are not shown in these drawings.

Revision Log

- ◆ 2024 Aug: Initial drawing / bhlipert.
- ◆ TO DO: - Enumerate gates.

IME 86S Calculator




IME 86S Calculator

Section: Block Diagram

Page: 3


Rendition: Jan 29, 2025



IME 86S Calculator

Section: Timing
Page: 4


Rendition: Jan 29, 2025



IME 86S Calculator

Section: Digit Timing
 Page: 5

Rendition: Jan 29, 2025






IME 86S Calculator

Section: Keyboard & Execution
Page: 6

Rendition: Jan 29, 2025

R	(GBA)~	DCBA-ba	L
1	000	0001-01	4
3	001	0001-10	5
2	010	0010-01	3
T	011	0010-10	6
4	100	0100-01	2
A	101	0100-10	7
B	110	1000-01	1






IME 86S Calculator


Section: Programs EQ/MP/DV

Page: 9

Rendition: Jan 29, 2025

	a	b	c	d
A	0	1	2	3
B	4	5	6	7
C	8	9	10	11
D	12	13	14	15






IME 86S Calculator

Section: Sign Flags
Page: 12

Rendition: Jan 29, 2025

Unit 51409751:
Board 4 modification.
4m components (FSM, etc.) are on a small
board labeled "Minus-Logik" wired to board 4.
4m ØGS input diodes are on board 4 but
are part of this modification.






IME 86S Calculator

Section: DP Position & Tracking Counters

Page: 13

Rendition: Jan 29, 2025









IME 86S Calculator

Section: Arithmetic, Overflow & Memory Sense

Page: 16

Rendition: Jan 29, 2025




• Bit arrays include an 8th row. (Spare, not shown.)


IME 86S Calculator

Section: Memory Decoders, Drivers & Core Matrix

Page: 18

Rendition: Jan 29, 2025





Unit 51409751: QM = 89.3 KHz (11.2 μ S)



IME 86S Calculator

Section: Timing Graph

Page: 21


Rendition: Jan 29, 2025

AND-Form Gates





t	R
0	-
1	1K
1.5	1.5K
2	2.2K
3	3.3K
4	4.7K
6	6.8K
47	47K

AND-form with pull-up as input.




OR-Form Gates




t	R
0	-
22	22K
22+	22K V+6

Wired Inputs (AND-form example)




Distributed Gates (OR-form example)



The perpendicular output line on a gate symbol indicates this is part of a distributed gate.

One of the contributors provides the load R while the others are (typically) type-0 (no load R).

Distributed Gate Separated on Pages (-logic OR example)



This gate has 7 inputs in total.

The black tab symbol indicates this circuit electrically has multiple sources.

Gate Identification

Gates are identified with a label of the form:

bb . nn gg - t
orbb . tt gg - t

where:

bb = board [1::34]
nn = enumeration
tt = transistor number in IME schematic
gg = gate type
t = optional type variation

gg = A AND
R OR
Nv NOT
Nd NOT with diode & Rh
NG NAND with 1 inverted input (gated NOT)
BF buffer
PL pulse LOW on LOW-going edge
PH pulse HIGH on LOW-going edge
PP pulse LOW on HIGH-going edge


• Logic 0, F = 0V, GND
Logic 1, T = -12V

IME 86S Calculator


Section: Modules - Gates
Page: 22

Rendition: Jan 29, 2025


Pulsers



bb.nn	Rg	Cp	Rb
1.1	10	4.7n	
1.2	10	2.2n	
3.1	15	2.2n	
3.2	2.2g	1n	
3.3	3.3	10n	10
3.4	3.3g	10n	10
3.5	3.3	10n	
7.1	10	2.2n	33
8.1	6.8	2.2n	
8.2	6.8	2.2n	
8.3	6.8	1n	
8.4	6.8	2.2n	
8.5	6.8	2.2n	
8.6	15	1n	
8.7	15	1n	
12.1	2.2	1n	
12.2	10	1n	
16.1	10	10n	
16.2	22	4.7n	
16.3	10g	4.7n	
16.4	10	4.7n	
17.1	6.8	10n	
19.1	10	10n	
19.2	4.7	10n	



bb.tt	Rg	Cp	Rb	RL
5.9	-	2.2n	10	1.5
19.13	-	10n	10	4.7
30.12	-	2.2n	10	2.2



bb.tt	Rg	Cp	Rb	RL
8.8	-	4.7n	15	2.2
16.1	10	47n	22	4.7

• R in KΩ.

- x = no RL, load R is external to module.
- xx = no RL, load R is on other board.
- xL = lamp driver.


Capacitor Color Code

wh	220p
yl	470p
og	1n
rd	2.2n
gn	4.7n
bu	10n


** Special:

- 6.12Nd: additional trim R parallel to Ri.
- 30.1Nv: 470p C from base to GND.
- 30.18Nv: 1n C from base to GND.
- 32.12Nd: external 220+2.2K load R.
- 33.9Nd: external 220+2.2K load R.
- P.10Nd: 10n C from base to GND.

Buffers




bb.tt	RE
18.3	2.2
18.19	2.2
18.20	2.2




bb.tt	Rc
33.10	100Ω
33.11	100Ω
33.12	100Ω
33.13	100Ω

Inverters



bb.tt	Rh	Ri	Rb	RL	Ci
1.9	4.7	6.8	15	2.2	
1.10		6.8	15	10	
1.12	6.8	4.7	15	4.7	
1.13	4.7	6.8	15	2.2	
2.9		6.8	15	10	
2.11	3.3	4.7	15	4.7	
3.4		6.8	15	4.7	
3.11			6.8	15	3.3
3.12			6.8	15	4.7
4.1	4.7	6.8	15	3.3	
4.2	4.7	6.8	15	2.2	
4.3		6.8	15	xx	
4.4		4.7	15	2.2	
4.5		6.8	15	xx	
4.6		6.8	15	2.2	
5.1	3.3	6.8	15	2.2	470p
5.8		6.8	15	2.2	
5.10	4.7	6.8	15	2.2	
5.11	4.7	6.8	15	2.2	
5.12		4.7	10	4.7	
6.10	6.8	6.8	15	2.2	
6.11	2.2	3.3	10	xL	
6.12	4.7	10	15	4.7	
8.7		6.8	15	3.3	
9.1		6.8	10	xx	
9.2		6.8	10	xx	
9.3		6.8	10	xx	
9.7		6.8	15	6.8	
9.8		6.8	15	6.8	
9.9		6.8	15	6.8	
9.10		6.8	10	3.3	
9.15	4.7	6.8	15	4.7	
11.8	4.7	6.8	15	2.2	
11.7	6.8	6.8	15	x3.3	
12.3		6.8	15	1.5	470p
13.2		6.8	10	4.7	
13.3		4.7	10	4.7	
13.4		4.7	10	4.7	
13.5		6.8	10	4.7	
13.6	4.7	4.7	15	2.2	
14.1		6.8	15	3.3	
14.2		6.8	15	xx	
14.3		6.8	10	3.3	
14.4		4.7	10	3.3	
14.5		4.7	10	3.3	
14.6		6.8	15	3.3	
14.7		4.7	10	3.3	

Active Gates



bb.tt	Rh	Ri	Rb	RL	Ci
1.11		6.8	15	4.7	
2.10		6.8	15	4.7	
6.3		4.7	15	2.2	470p
7.5		6.8	15	2.2	
8.9		4.7	15	2.2	
8.10	4.7	4.7	15	2.2	
9.2		6.8	10	3.3	
9.4		6.8	15	3.3	
9.6		4.7	15	3.3	
10.1	3.3	6.8	15	3.3	
10.2		6.8	15	3.3	
10.3		6.8	15	3.3	
10.4		6.8	15	3.3	
10.5		6.8	15	3.3	
10.6	4.7	6.8	15	3.3	
10.7		6.8	15	3.3	
10.8		6.8	15	3.3	
10.9		6.8	15	3.3	
10.10		6.8	15	2.2	
11.1	6.8	6.8	15	3.3	
11.2	6.8	6.8	15	3.3	
11.3		6.8	15	3.3	
11.4		6.8	15	3.3	
11.5		6.8	15	3.3	
11.6		6.8	15	3.3	470p
11.9	6.8	6.8	15	3.3	
12.4		6.8	15	3.3	
12.5	3.3	6.8	10	3.3	470p
12.6		6.8	15	xx	
12.7		6.8	15	3.3	
12.8	3.3	6.8	10	3.3	470p
12.9		6.8	15	3.3	
12.10		6.8	15	3.3	
13.1	4.7	6.8	15	3.3	
13.7	4.7	6.8	15	3.3	
13.8	4.7	6.8	15	3.3	
13.9	4.7	4.7	15	3.3	
29.9	4.7	10	15	xx	

IME 86S Calculator


Section: Modules - Pulsers, Buffers & Inverters

Page: 23

Rendition: Jan 29, 2025


Flip-Flops

Flip-Flop Base




in are input options.

q & *q~* are transistor numbers in IME schematic.




Input Options Immediate



Types S~ and R~

Set & Reset, assert 0.


Q goes 1 if S~ = 0.
Q goes 0 if R~ = 0.



Types S and R

Set & Reset, assert 1.

Q goes 1 if S = 1.
Q goes 0 if R = 1.




Types SC~ and RC~

Collector Set & Reset.

Q goes 1 if SC~ = 0.
Q goes 0 if RC~ = 0.


Input Options Edge-Triggered



Types SE~ and RE~

Edge-triggered Set & Reset.


Q goes 1 on 1-to-0 edge of SE~.
Q goes 0 on 1-to-0 edge of RE~.



Types SG~ and RG~

Gated Edge-triggered Set & Reset.


Q goes 1 if SG~ = 0 on 1-to-0 edge of SK~.
Q goes 0 if RG~ = 0 on 1-to-0 edge of RK~.



Type T

Toggle.

Toggle Q on 1-to-0 edge of T~.



Type TG

Gated Toggle.

Toggle Q if TG~ = 0 on 1-to-0 edge of TK~.

Base Component Values

Flip-Flop	RL	Rf	Cf	Rb		Flip-Flop	RL	Rf	Cf	Rb	
FC1	2.2	6.8	220	22	2622	FDP1	2.2	10	470	22	2142
FC2	2.2	6.8	470	22	2642	FDP2,8	2.2	10	470	22	2142
FC4,8	2.2	6.8	470	22	2642	FDP4	2.2	10	470	22	2142
						FTC1	2.2	10	220	15	2125
FD1	1	4.7	1	22	1412	FTC2	2.2	10	470	22	2142
FD2,4,8	1	4.7	1	22	1412	FTC4,8	2.2	10	470	22	2142
FØN	2.2	4.7	470	15	2445	FSC3	3.3	10	470	22	3142
FKP	3.3	10	-	22	3102	FSA,B	*	6.8	-	10	
FEX	2.2	6.8	1	22	2612	FST	*	6.8	-	10	
						FS1,2,3,4	*	6.8	-	10	
FEEN	3.3	10	470	22	3142	FSP,Q	2.2	6.8	-	10	2601
FESH	3.3	10	470	15	3145	FSM	2.2	6.8	-	10	2601
FECL	2.2	6.8	470	22	2642	FCS	2.2	6.8	470	22	2642
F25,26	2.2	10	-	22	2102	FX1,Y1	2.2	10	470	22	2142
FPa1	2.2	6.8	470	22	2642	FX2,4	2.2	10	470	22	2142
FPa2	2.2	6.8	470	22	2642	FY2,4	2.2	10	470	22	2142
FPb1,b2	2.2	6.8	470	22	2642	FX8,Y8	2.2	10	470	22	2142
FPN	2.2	6.8	-	22	2602	FZ1	2.2	10	220	22	2122
						FZ2,4,8	2.2	10	470	22	2142
FQM1,2,4,8	2.2	6.8	470	22	2642						
FQB1,2,4	2.2	6.8	470	15	2645	FXR	2.2	6.8	470	22	2642
						FXC	2.2	6.8	-	10	2601
F31	2.2	6.8	470	15	2645						
F32	2.2	6.8	470	15	2645						
FNn	2.2	6.8	470	22	2642						
Fsr	2.2	10	470	22	2142						
FGZ	2.2	6.8	470	22	2642						
FUD	2.2	6.8	470	22	2642						
FOWP	2.2	10	470	22	2142						
FOW	2.2	10	-	15	2105						

Special:

FSA,B,T,1,2,3,4

FX8,Y8

RL(Q)=1.5K, RL(Q~)=2.2K

No Cf from Q~.C to Q.B

Input

Component Value Codes

SG,RG,SE,RE :	- cRC cRv	cRC -> Ck,Rg
T :	- cRC cRv	cRC -> Ct,Rt
TG :	- gcRC cRv tcRC cRd	gcRC -> Ck,Rg; tcRC -> Ct,Rt
S, R :	- cRs	

cRC	R	C	cRv	Rv	cRd	Rd	cRs	Rs
a	3.3K	470p	3	33K	4	4.7K	4	4.7K
b	4.7K	470p	4	47K	6	6.8K	6	6.8K
c	6.8K	470p	10	100K	1	10K	1	10K
j	0	1n						
k	3.3K	1n						
m	4.7K	1n						
n	6.8K	1n						
p	10K	1n						
r	15K	1n						
w	4.7K	2.2n						
x	6.8K	2.2n						
y	10K	2.2n						
z	15K	2.2n						
g	6.8K	4.7n						

IME 86S Calculator

Section: Modules - Flip-Flops

Page: 24

Rendition: Jan 29, 2025

N17	N16	N15	N14	N13	N12	N11	NK	NPa	NPb
1 PMP	1 PMP	1 GR4INC~	1 PEQ	1 PEQ	1 QBa	1 QBa	1 K8s~	1 V+85	1 GND
2 PRR	2 QMC	2 PEQ•(N~)	2 PMP	2 PMP	2 ADDAA~	2 ADDAA~	2 K4s~	2 V-85	2 GND
3 PMM•(N~)	3 QMd	3 PEQ•(N~)•Nn	3 PDV	3 PDV	3 QBb	3 F31•nF32	3 K2s~	3 REMOTE~	3 C
4 PMD•N	4 QMB	4 QMd	4 PEQ•N	4 PEQ•N	4 GSL~	4 QBb	4 K1s~	4 REMOTE	4 C
5 PEQ•(N~)	5 QMb	5 QMB	5 PEQ•(N~)	5 ØGS	5 GASUB~	5 ØD0	5 TRC	5 GCF	5 B
6 PSR	6 QMc	6 QMb	6 QMd	6 GR4INC~	6 QBd	6 Z=0	6 KCs~	6 V-6	6 75VAC
7 PEQ	7 QMA	7 PSR	7 PMD•N	7 QMB	7 SRB7~	7 ØGS	7 KDLs~	7 V-6	7 10VAC
8 PDV	8 QM8	8 QMc	8 QMc	8 QMd	8 P1~	8 ØR	8 KSRs~	8 GND	8 10VAC
9 PEQ•N	9 F32	9 QMA	9 QMC	9 boxn	9 Ø1R	9 P1~	9 KDRs~	9 GND	9 V-12
10 QMC	10 EXEC~	10 PMM•(N~)	10 QMA	10 QMC	10 BSR~	10 GSEL~	10 KNMs~	10 GND	10 V-12
11 EXEC~	11 ØN	11 QMC	11 QMb	11 QMb	11 P2~	11 GZ~	11 KDPs~	11 V+6	
12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 KNEGs~	12 V+6	
13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 S	13 thermistor	
14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 REMOTE	14 V-12	
15 KNMs~	15 KOP~	15 GAOP~	15 GFG~	15 boxS	15 ØN	15 BMP~	15 N	15 V-12	
16 KOP~	16 KCs~	16 GFG~	16 GCL~	16 GAOP~	16 ZCLK	16 GAA~	16 KDVs~		
17 KMPs~	17 PEQ•(N~)•Nn	17 GCL~	17 GTR~	17 GAGG~	17 GAA~	17 GGG~	17 KMPs~		
18 Nn	18 BSR~	18 GTR~	18 GAA~	18 GAA~	18 ØN~	18 GBB~	18 TCM		
19 MB	19 BDV~	19 GAA~	19 GFK~	19 GBB~	19 QBLP~	19 QBLP~	19 KEQs~		
20 KDVs~	20 BMP~	20 GBB~	20 GBB~	20 GGG~	20 QBB	20 ZDOWN~	20 KAAs~		
21 KSRs~	21 PSR	21 GGG~	21 GGG~	21 GAAB~	21 FCS	21 GAGG~	21 KBBs~		
22 KEQs~	22 PDV	22 Nn	22 PRR	22 PRR	22 GAAB~	22 P4~	22 KGGs~		
N10	N09	N08	N07	N06	N05	N04	N03	N02	N01
1 GAAB~	1 EXEC~	1 F32	1 QBd	1 LOW	1 ØN	1 ØN	1 TCCLK	1 ØDD	1 ØDD
2 FCS	2 QBEN~	2 BSR~	2 TC=DP	2 ØN	2 SETOW	2 QBEN~	2 ØM	2 ØDC	2 ØDC
3 -	3 KCs~	3 BMP~	3 QBc	3 SETOW	3 GAGG~	3 GAGG~	3 DP=ØD	3 ØDB	3 ØDB
4 QBb	4 KDRs~	4 TCCLK	4 ØD15	4 GSL~	4 ØA~	4 ØA~	4 TC=ØD~	4 ØDA	4 ØDA
5 F31~	5 F31	5 BDV~	5 DP=ØD	5 DP=ØD	5 BDV~	5 FCS	5 ØPCL	5 GSL~	5 TCCL~
6 F32	6 QBB	6 ØN	6 BDV~	6 ØR	6 XINC	6 QM8	6 ZCL~	6 ØDd	6 ØDd
7 F32~	7 QBb	7 QBB	7 TCROLL	7 EXEC~	7 GXY	7 SN	7 SS	7 ØDc	7 ØDc
8 GSRc~	8 KDLs~	8 QBa	8 BMP~	8 BMP~	8 YINC	8 ØGS	8 GZ	8 ØDb	8 ØDb
9 QBd	9 CMT	9 QBb	9 QBa	9 YINC	9 ØD0	9 ØR	9 ØN	9 ØDa	9 ØDa
10 QBc	10 QBd	10 QBd	10 X=0~	10 MB	10 ØM	10 GTR~	10 GSL~	10 DP=ØD	10 TCCLK
11 BDV~	11 QBc	11 QBc	11 VP	11 KNMs~	11 GAOP~	11 GAOP~	11 GSR~	11 EXEC~	11 TCROLL
12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12
13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND
14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6
15 BMP~	15 ØN~	15 QBEN~	15 SRB7~	15 BSR~	15 GZ~	15 BLW	15 ØN~	15 GSEL~	15 CMT
16 GAA~	16 GAA~	16 GCF	16 BSR~	16 GAA~	16 GASUB~	16 GSEL~	16 CMT	16 GSR~	16 GSEL~
17 GGG~	17 BSR~	17 F31	17 REVEND	17 GCL~	17 FYC	17 GASUB~	17 EXEC~	17 KDLs~	17 GCL~
18 GBB~	18 GGG~	18 TCCL~	18 F31	18 GFG~	18 ØA1	18 FYC	18 TV	18 KDRs~	18 KOP~
19 QBLP~	19 GBB~	19 ZCLK	19 F31~nF32	19 GR4INC~	19 XROLL	19 CMT	19 KNMs~	19 TC=ØD	19 TC=ØD
20 GSL~	20 GSL~	20 QBLP~	20 F32~	20 P1~	20 GSH	20 KNEGs~	20 GSH	20 TC=DP	20 TC=ØD~
21 GSRz~	21 GSRz~	21 FYC	21 F32	21 Z=0	21 GZ	21 EXEC~	21 TC=ØD	21 ØN	21 ØN~
22 GASUB~	22 GCL~	22 F31~	22 F31~	22 KCs~	22 YROLL	22 STR	22 DP=ØD~	22 DP=ØD~	22 REVEND

IME 86S Calculator

Section: Connectors N1 :: N17

Page: 25

Rendition: Jan 29, 2025

• Bold-faced expressions are signal sources.

ND					24		N23	N22	N21	N20	N19	N18
1							1 Gmb	1 Gmb	1 Gmb	1 Gmb	1 Gmb	1 MB
2							2 GMA	2 GMA	2 GMA	2 GMA	2 GMA	2 Gmb
3							3 GMB	3 GMB	3 GMB	3 GMB	3 GMB	3 GMA
4							4 GMC	4 GMC	4 GMC	4 GMC	4 GMC	4 GMB
5							5 GMD	5 GMD	5 GMD	5 GMD	5 GMD	5 GMC
6							6 GMa	6 GMa	6 GMa	6 GMa	6 GMa	6 GMD
7							7 ØRL	7 ØRL	7 ØRL	7 ØRL	7 GAA~	7 GMa
8							8 G1	8 G2	8 G4	8 G8	8 GBB~	8 SETN
9							9 ØW	9 ØW	9 ØW	9 ØW	9 GGG~	9 RESETN
10							10 P1~	10 P2~	10 P4~	10 P8~	10 GSEL~	10 ØW
11							11 STR	11 STR	11 STR	11 STR	11 GFG~	11 -
12							12 V-12R	12 V-12R	12 V-12R	12 V-12R	12 V-12	12 V-12
13							13 GND	13 GND	13 GND	13 GND	13 GND	13 GND
14							14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6
15							15 V-6	15 V-6	15 V-6	15 V-6	15 GFK~	15 T+
16							16 MR4.1	16 MR4.2	16 MR4.4	16 MR4.8	16 CMT	16 GCL
17							17 MRB.1	17 MRB.2	17 MRB.4	17 MRB.8	17 KEQs	17 KEQs
18							18 MR2.1	18 MR2.2	18 MR2.4	18 MR2.8	18 SS	18 QBEN~
19							19 MR1.1	19 MR1.2	19 MR1.4	19 MR1.8	19 EXEC~	19 SN
20							20 MRA.1	20 MRA.2	20 MRA.4	20 MRA.8	20 KGGs~	20 LM
21							21 MR3.1	21 MR3.2	21 MR3.4	21 MR3.8	21 KBBs~	21 BDV~
22							22 MRT.1	22 MRT.2	22 MRT.4	22 MRT.8	22 KAAs~	22 BMP~
CORE												
N34	N33	N32	N31	N30	N29	N28	N27	N26	N25			
1 NK9	1 U8	1 U8	1 U8	1 ØGD	1 ØD15	1 ØDD	1 ØDD	1 ØDD	1 ØDD			
2 NK8	2 U4	2 U4	2 U4	2 ØRL	2 ØDD	2 ØDC	2 ØDC	2 ØDC	2 ØDC			
3 NK7	3 U2	3 U2	3 U2	3 ØA~	3 ØDC	3 ØDB	3 ØDB	3 ØDB	3 ØDB			
4 NK6	4 U1	4 U1	4 U1	4 ØR	4 ØDB	4 ØDA	4 ØDA	4 ØDA	4 ØDA			
5 NK5	5 P8~	5 P8~	5 P8~	5 ØPCL	5 ØDA	5 ØGD	5 ØGD	5 ØGD	5 ØGD			
6 NK4	6 P4~	6 P4~	6 P4~	6 ØW	6 ØDd	6 ØDd	6 ØDc	6 ØDb	6 ØDa			
7 NK3	7 P2~	7 P2~	7 P2~	7 Ø1R	7 ØDc	7 ØW	7 ØW	7 ØW	7 ØW			
8 NK2	8 P1~	8 P1~	8 P1~	8 ØA1	8 ØDb	8 ØR	8 ØR	8 ØR	8 ØR			
9 NK1	9 YINC	9 XINC	9 ZCLK	9 -	9 ØDa	9 DA12	9 DA13	9 DA14	9 DA15			
10 NK0	10 YROLL	10 XROLL	10 GZ	10 ØD0	10 ØD0	10 DA8	10 DA9	10 DA10	10 DA11			
11 NKP	11 ØN~	11 GCL	11 Z=0	11 BLW	11 BLW	11 DA4	11 DA5	11 DA6	11 DA7			
12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12	12 V-12			
13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND	13 GND			
14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6	14 V+6			
15 V-85	15 GXY	15 GZ~	15 GZ~	15 ØN~	15 ØN~	15 V+85	15 V+85	15 V+85	15 V+85			
16 DP=ØD~	16 ØGS	16 X=0~	16 ZCL~	16 ØD	16 ØD	16 DA0	16 DA1	16 DA2	16 DA3			
17 ØGD	17 GY~	17 GY~	17 K8s~	17 -	17 VP	17 V+85A	17 V+85A	17 V+85A	17 V+85A			
18 GCF	18 XYCL~	18 XYCL~	18 K4s~	18 -	18 DP=ØD	18 V-12C	18 V-12C	18 V-12C	18 V-12C			
19 G1	19 G1	19 ØPCL	19 K2s~	19 -	19 GSRz~	19 MC3	19 MC2	19 MC1	19 MC0			
20 G2	20 G2	20 TCM	20 K1s~	20 ØM	20 GSR~	20 MC7	20 MC6	20 MC5	20 MC4			
21 G4	21 G4	21 EXEC~	21 EXEC~	21 ØGS	21 GSRc~	21 MC11	21 MC10	21 MC9	21 MC8			
22 G8	22 G8	22 GCL~	22 ZDOWN~	22 ØN	22 ØN	22 MC15	22 MC14	22 MC13	22 MC12			

IME 86S Calculator

Section: Connectors N18 :: N34

Page: 26

Rendition: Jan 29, 2025

Section	Old	Signal	Description
Timing	AST	ØM	Master clock.
	R	ØR	Core Read pulse for column lines.
	RL	ØRL	Core Read pulse for register lines.
	W	ØW	Core Write pulse.
	10P	ØA	Span of 10 pulses for arithmetic counting.
	FP	ØA1	First pulse of the ØA span.
	INSC	ØD	Digit clock.
	1P	ØD0	Digit 0 of the number cycle (LSD).
	16P	ØD15	Digit 15 of the number cycle (MSD).
	1R	Ø1R	A single read pulse at the beginning of a number (ØD0).
	12	ØN	A digit cycle in-between number cycles, for control-state changes.
	GS	ØGS	Switches source of register access code.
	PCL	ØPCL	Pulse to clear X & Y.
Keyboard	T...	K...	Keyboard signals.
	T1,2,4,8	KN1,2,4,8	BCD-encoded numeral keys.
	T0	KNM~	Numeral key pressed.
	SETSC	KOP~	Operation key pressed.
Control		FEX	Debounce and execution control flag.
	7~	EXEC~	Machine is busy executing a procedure (assert=0).
	11	FKP	Flag indicating DP key has been pressed.
	-	FEEN	Flag to enable numeral entry.
	-	FESH	Flag to shift digits during numeral entry.
	-	FECL	Flag to select & clear B on entry of first digit of number.
	25	FRS1	Clear & Shift (register sequence) procedure-select flags.
	26	FRS2	
	-	FPa1,2,b1,2	Program-select flags.
	-	FPN	Program-select modifier for N operand.
	-	P...	Program-select signals.
	MP,DV,SR	BMP,BDV,BSR	Subroutine-select signals.
		QM...	Main Sequence Counter.
	A'...C'	QMA,B,C	QM major.
	a'...d'	QMa,b,c,d	QM minor.
	-	QB...	Subroutine Sequence Counter.
	PR	QBEN	QB enabled (subroutine executing).
	-	QBA	QB major=0.
	16	QBB	QB major=1.
	S1...S4	QBa,b,c,d	QB minor.
	BLP	QBLP	Loop at current step of QB (stop QB incrementing).
	31	F31	MP/DV/SR utility flag.
	32	F32	MP/DV/SR utility flag.
	IØ	REMOTE	
	-	FUD	Flag set for the 1st read pulse of the units digit.
	I8	SRB7	QB=7 during BSR.

Section	Old	Signal	Description
Gating Signals		G...	Control signals to gate data-processing elements.
	GSEL	GSEL~	Selects source of register access code, 0:GGBA, 1:FGBA.
	GSA	GFG	Set FGBA = GGBA.
	RMS	GFK	Set FGBA = KGG,BB,AA (register from keypress).
	SSR	GSL	Shift register left.
	SH	GSR	Shift register right.
	SDN	GSRz	Shift register right, zero-fill.
	SDR	GSRc	Shift register right, circulate digit.
	GTR	GTR	Transfer Register. R(GGBA) <= R(FGBA).
	ADD	GAGG	Enable arithmetic, use GGBA for both operands.
	SOTT	GASUB	Enable arithmetic, perform subtraction.
	ADDDV	GAAB	Enable arithmetic, perform A <+/-= B.
	OP	GAOP	Enable arithmetic, signed add/subtract.
	GOP	GXY	Enable ØGS switching of X/Y selection for arithmetic cycle.
	OPn	GR4INC	Add 1 to Register 4.
Sign Flags	-	FSA,B,T,1,2,3,4	Sign of number in respective register.
	-	FSP, FSQ,	Signs of operands during an operation.
	-	FSM	
	-	FCS	Change-sign flag, indicates the sign flag of a register needs to be flipped.
DP Counter	-	DP	User-set Decimal PointPosition adjusted by L & R keys.
	SC2	DP=ØD	
Tracking Counter	CND	TC	Tracks digit to receive numeral during entry, & progress during MP/DV/SR.
	INCND	TCCLK	Increment or decrement TC.
	OUTCND	TCROLL	Rollover/carry from TC.
	SC1	TC=ØD	The current digit being processed matches TC.
	SC3	TC=DP	Strictly: ØD>TC=DP.
X Decade		X	BCD counter for addend digit for arithmetic.
	INX	XINC	
	OUTX	XROLL	
	CLXY	XYCL	Clear X & Y.
Y Decade		Y	BCD counter for summing digit for arithmetic counts.
	INY	YINC	
	OUTY	YROLL	
Z Decade		Z	4-bit counter for keypress numeral, shifting & digit construction.
	INZ	ZCLK	
	CLZ	ZCL	Clear Z.
Arithmetic	XC	FXR	Roll-over flag from X digit to control counting into Y digit.
	10	FYC	Carry flag from Y digit.
Register Address	Galpha	GAA	3 together indicate register selection in binary code, GGBA.
	Gbeta	GBB	
	Ggamma	GGG	
	-	FGA	Current-Register flags, FGBA.
	-	FGB	
	-	FGG	
Memory		GMA,B,C,D	Register memory address, Major.
		GMa,b	Register memory address, Minor.
	MB		Register B selected.

IME 86S Calculator

Section: Element & Signal Names

Page: 26

Rendition: Jan 29, 2025