

Sharp Compet 17 Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes, Gate Identification & Signal Names	2
Block Diagram	3
Timing	4
Keyboard & P-Cycle Generator	5
Control (Major Operation Flags)	6
Control (F, J & G Flags)	7
Control (State Matrix)	8
Control (Outputs)	9
Registers	10
Arithmetic	11
Decimal Point Counters	12
Display	13
Power Supply	14
Timing Diagram	15
IC Pinouts & Gate Construction	16
Physical Layout and Connectors	17

Sharp Compet 17 Calculator

Section: Title and Contents

Page: 1

Rendition: 2020 May 20

This schematic has been derived through
reverse engineering.
This is not the manufacturer's schematic, nor
is it based on the manufacturer's schematic.

Notes

- ◆ Gate symbols and signal names are presented in accordance with:
logic 1 = GND
logic 0 = V–24
- ◆ The symbol  denotes a physical connector pin, where *c*=connector and *p*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- ◆  connection between different sections.
 connection limited to same section.
Arrows indicate direction of signal or energy flow.
- ◆ The symbol  without an additional label denotes VDD (–24V).
- ◆ Capacitance in microfarads unless otherwise indicated.
- ◆ This schematic includes the user memory which is not present in the Compet 17 model. Components marked with “\$” are not present in the Compet 17.
- ◆ These drawings based on a Model CS-17C unit with Serial No. 810591T.

Log

- ◆ 2000 Jul: Initial drawing / bhilpert.
- ◆ 2004 Oct: Signals on the remote connector (NR) elaborated further. Switches and notes about single-cycle control of P added.
- ◆ 2017 May: Format updates. Question of pins on IC 5-6 noted.

Gate Identification

Gates and logic elements are identified by symbols of the following form:

Gate ID	Description
1- <i>n</i>	inverter in μ PD1 IC
2- <i>n</i>	2 by 2 AND–OR gate in μ PD2 IC
3- <i>n</i>	4-input AND gate in μ PD3 IC
4- <i>n</i>	flip-flop in μ PD4 IC
5- <i>n</i>	4-bit shift register in μ PD5 IC
6- <i>n</i>	8-bit shift register in μ PD6 IC
7- <i>n</i>	MOSFET in μ PD7 IC
M- <i>n</i>	MOSFET discrete

Discrete gates have no distinguishing identifier but their inputs are identified with a label indicating the location of the diode which implements it:

Label	Description
<i>g,p</i>	diode in TDA001 or TDA002 package <i>g</i> at pin <i>p</i>
<i>d,n</i>	discrete diode

See the IC Pinouts and Gate Construction page for more about the integrated circuits.

See the Physical Layout and Connectors page for more about IC and gate location.

Signal Names

Section	Signal	Description
Timing	$\emptyset$...	Master timing.
	$\emptyset 1$	Master clock, data capture phase.
	$\emptyset 2$	Master clock, output transition phase.
	$\emptyset 3$	Master clock, a third phase used by some flip-flops.
	$\emptyset B$...	Bit timing.
	$\emptyset D$...	Digit timing (4 bits constitutes a digit).
	$\emptyset nB1+3$	Used for triggering digit timing and display latch.
	$\emptyset n(D16 \cdot B8 \cdot 1)$	Capture pulse at the end of each full number cycle.
Keyboard	K...	The keyboard and numeral encoder.
	P	Indicates a number cycle during which processing occurs.
Control	S..., C...	The state machine.
	C	Multiply or divide operation pending.
	D	Divide operation pending.
	F, G, J, M, S	Assorted state flags.
	S...	Assorted internal state signals.
	IDLE	1 during display and simple operations, 0 during multi-cycle operations.
	CX...	Outputs from control to the X register.
	CW...	" W register.
	CM...	" M register.
	CPX...	" PX decimal point counter.
	CPW...	" PW decimal point counter.
	CPY...	" PY digit counter.
X Register	X...	The operand being displayed. Arithmetic is also incorporated in this register.
	XC1,2,4,8	BCD numerals on their way to the display.
	CARRY	Carry indication to control.
W Register	W	The second operand.
M Register	M	The user memory.
PX Counter	PX	Ring counter to hold the place of the decimal point for the X operand.
	PXI	Signal to the display to turn on the decimal point at the appropriate time.
PW Counter	PW	Ring counter to hold the place of the decimal point for the W operand.
PY Counter	PY	Ring counter used during multiply and divide operations.

- ◆ A lowercase “n” in a symbol name indicates the logical NOT operation.
- ◆ The character “.” in a symbol name indicates the logical AND operation.
- ◆ The character “+” in a symbol name indicates the logical OR operation.

P-Cycles and Manual Control of Operations

Two switches can be plugged into the remote connector (NR) to provide the ability to single-step through the major state cycles of an operation. See the Keyboard page for wiring of the switches.

A P-cycle is a full number cycle during which processing occurs and is indicated by the P signal. Major state transitions occur at the end of a P-cycle. Simple user operations such as numeral entry generate a single P-cycle without sending IDLE to 0. More complex operations requiring multiple number cycles generate a first P-cycle and send IDLE to 0. Multiple P-cycles are subsequently generated until the operation is complete, at which time IDLE returns to 1.


Enabling the MANUAL switch disables the automatic generation of P-cycles for multi-cycle operations. In this mode, once a multi-cycle operation has been initiated, each press of the STEP pushbutton generates a single P-cycle, so the operation can be stepped through one P-cycle at a time.

Sharp Compet 17 Calculator



Section: Notes

Page: 2



Rendition: 2020 May 20



Sharp Compet 17 Calculator






Rendition: 2020 May 20



Sharp Compet 17 Calculator

Section: Keyboard & P-Cycle Generator
Page: 5

Rendition: 2020 May 20




Sharp Compet 17 Calculator

Section: Control (Major Operation Flags)

Page: 6

Rendition: 2020 May 20




Sharp Compet 17 Calculator

Section: Control (F, J & G Flags)

Page: 7

Rendition: 2020 May 20





Sharp Compet 17 Calculator


Section: Control (State Matrix)

Page: 8

Rendition: 2020 May 20




Rendition: 2020 May 20




Sharp Compet 17 Calculator

Section: Registers
Page: 10

Rendition: 2020 May 20



Sharp Compet 17 Calculator




Sharp Compet 17 Calculator

Section: Decimal Point Counters

Page: 12


Rendition: 2020 May 20




Sharp Compet 17 Calculator

Section: Display
Page: 13

Rendition: 2020 May 20














Sharp Compet 17 Calculator

Section: Timing Diagram
Page: 15

Rendition: 2020 May 20


The μ PD Integrated Circuit Family

- Based on supply voltage, circuit impedances and logic density, IC technology is presumed to be early MOS.
- Gate symbols are presented in accordance with:
 - logic 1 = 0V, GND
 - logic 0 = -24V
- Outputs are open-collector, closing to GND (logic 1) and requiring external pull-down resistor to -24V (logic 0).
- Inferred for flip-flops:
 - The flip-flops in this logic family appear to be Master/Slave D-type flip-flops with the clocks for the master and slave sections kept separate. This permits a system design where data capture is done in accordance with the requirements of the logic while all outputs are changed synchronously by a single clock signal.
 - $\emptyset C$ = Capture Input (master section clock)
 - $\emptyset T$ = Transition Input (slave section clock)
 - The state of the D input is captured when $\emptyset C$ is logic 0 (-24V).
 - The Q output is set in accordance with the captured state when $\emptyset T$ goes to logic 0.



Discrete Gate Construction

Most OR and some AND gates are constructed from discrete diodes and resistors. More complex logic elements are contained in integrated circuits. The internal construction of discrete gates is shown in the following diagrams. A wire-OR or wire-AND construction is indicated by the input line traversing the width of the gate.




The diodes and resistors may be individual components or contained in TDA001 and TDA002 packages.

Most gate outputs have load resistors (R) connected from the output to one side of the power supply. To reduce clutter these resistors are indicated in the schematic by one of the following letters (r) in a box near the output.

Symbol (r)	Resistance (R)
A	15K to VDD
B	20K to VDD
C	30K to VDD
D	50K to VDD
E	100K to VDD
H	150K to VDD
J	300K to VDD
K	300K to VCL
nn	470K to VCL, internal to TDA002 unit nn
a	40K to GND
b	60K to GND
c	100K to GND
d	300K to GND

Occasionally individual MOSFET transistors or MOSFETs contained in μ PD7 ICs are used as AND gates. The gate of these transistors functions as an inverted input. Because the MOSFET is a bidirectional device, a diode is usually required on the other input or the output to prevent 'backflow' of the signal.



Special mention must be made of the unusual use of a μ PD7 for the 4-bit display latch. Controlling pin 6 allows it to function as a sample-and-hold latch, presumably relying on inter-electrode capacitance to hold the state between digit updates (see Display).

Sharp Compet 17 Calculator

Section: IC Pinouts and Gate Construction

Page: 16

Rendition: 2020 May 20

NR	1	ØnD3	17	key 4	30	KEQ
	2	ØnD7			31	KMC §
	3	ØnD1	18	key 5	32	KMR §
	4	ØnD5	19	key 6	33	KMS §
	5	K	20	key 7	34	KMAS §
	6	ØnD4	21	key 8	35	PMANUAL
	7	Ø1	22	key 9	36	—
	8	nPXI	23	KCLR	37	—
	9	key RC	24	KMD	38	IDLE
	10	VDD	25	KCE	39	Ø3
	11	K	26	KD	40	P
	12	ØB1	27	PTRIGGER	41	—
	13	key 0	28	KDP	42	GND
	14	key 1			43	nDPØD
	15	key 2	29	KS	44	X
	16	key 3			45	—



• Italicised expressions are connections with no signal name in the schematic.

• ØnDx signals on the NK and NR connectors have a diode between the connector and the actual signal. See the Keyboard page.

• The NK and NR connector pins are numerically correlated.

NL		XC3	1	2	XC2
		XC4	3	4	XC1
		ØnD16	5	6	T
		ØnD13	7	8	ØnB8
		ØnD12	9	10	Ø3
		ØnD11	11	12	Ø2
		—	13	14	Ø1
		ØnD1	15	16	ØnD1
		ØB1	17	18	—
		ØB2	19	20	—
		ØB4	21	22	—
		ØB8	23	24	—
		—	25	26	—
		GND	27	28	GND
		VCL	29	30	VCL
		VDD	31	32	VDD
		—	33	34	—
		nPXI	35	36	—
		—	37	38	ØnD4
		—	39	40	ØnD3
		—	41	42	ØnD5
		—	43	44	ØnD7

NK		ØnD3	1	2	ØnD7
		ØnD1	3	4	ØnD5
		K	5	6	ØnD4
		Ø1	7	8	nPXI
		KRC	9	10	VDD
		K	11	12	ØB1
		key 0	13	14	key 1
		key 2	15	16	key 3
		key 4	17	18	key 5
		key 6	19	20	key 7
		key 8	21	22	key 9
		KCLR	23	24	KMD
		KCE	25	26	KD
		PTRIGGER	27	28	KDP
		KS	29	30	KEQ
		§ KMC	31	32	KMR §
		§ KMS	33	34	KMAS §
		PMANUAL	35	36	lamp *
		lamp ÷	37	38	IDLE
		Ø3	39	40	P
		—	41	42	GND
		nDPØD	43	44	X



Sharp Compet 17 Calculator

Section: Physical Layout and Connectors

Page: 17

Rendition: 2020 May 20